Unlock instant, AI-driven research and patent intelligence for your innovation.
A multi-chip networking system, method and application
What is Al technical title?
Al technical title is built by PatSnap Al team. It summarizes the technical point description of the patent document.
A multi-chip, networking technology, applied in transmission systems, digital transmission systems, bus networks, etc., can solve the problems of inconvenient interconnection of super large number of networks, inability to collect chip status information in real time, etc., to achieve convenient positioning and debugging methods, The effect of reducing the cycle of production and procurement and speeding up the project process
Active Publication Date: 2022-05-31
S2C
View PDF18 Cites 0 Cited by
Summary
Abstract
Description
Claims
Application Information
AI Technical Summary
This helps you quickly interpret patents by identifying the three key elements:
Problems solved by technology
Method used
Benefits of technology
Problems solved by technology
The above-mentioned interconnection communication is not convenient for a super large number of networking interconnections, nor can it collect the status information of interconnected chips in real time
Method used
the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more
Image
Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
Click on the blue label to locate the original text in one second.
Reading with bidirectional positioning of images and text.
Smart Image
Examples
Experimental program
Comparison scheme
Effect test
Embodiment 1
[0029] The present embodiment provides a multi-chip networking system, the multi-chip networking system of the present embodiment is introduced in the application of the integrated circuit design verification stage as an example. In the present embodiment, the multi-chip networking system comprises n chips, wherein n is an integer greater than 2, such as Figure 1 As shown, each chip is numbered as chip 1, chip 2, chip 3、......、 chip n.
[0030] Where, for example Figure 1 As shown, the networking system includes an interconnection interface located on each chip, and the interconnection interface between adjacent chips is linked by a cable to form an interconnection node. Specifically, the cable link between chip 1 and chip 2 forms an interconnection node 1; the cable link between chip 2 and chip 3 forms an interconnection node 2; and so on, and so on, and so on, and the cable link between chip n-1 and chip n to form an interconnection node n-1.
[0031] Further, a high-speed signa...
Embodiment 2
[0038] The present embodiment provides a multi-chip networking method, the networking method is to use a multi-chip networking system in Example 1 to network a plurality of chips, comprising the following steps:
[0039] S101, with a cable to connect the interconnection interfaces of the adjacent chips of n chips to form multiple interconnection nodes, the interconnection nodes are numbered 1, 2, 3、......、n-1;
[0040] S102, start the software platform and control terminal, establish the communication connection between the software platform and each interconnection node in step S101, and establish the communication connection between the software platform and the control terminal;
[0041] S103, the software platform real-time identification of the interconnection information and location information of each interconnection node communication connection, and send the interconnection information and location information to the control terminal;
[0042] S104, the control terminal r...
the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More
PUM
Login to View More
Abstract
The invention provides a multi-chip networking system, which includes n chips, wherein n is an integer greater than 2. The networking system includes an interconnection interface on each chip, and the interconnection interfaces between adjacent chips are connected by cables to form interconnection nodes. The networking system also includes a software platform. The software platform is linked with the interconnection nodes. The software platform is used to identify the location information of the interconnection nodes in real time, and identify the success or failure of the interconnection communication between the chips at both ends of the interconnection nodes in real time. The software platform is also communicated with the control terminal, and the control terminal is used to read and display the location information and interconnection information sent by the software platform in real time. By setting the interconnection interface on each chip, the interconnection interface is connected by a cable, and the connection has a unified specification, which reduces the production and procurement cycle and speeds up the project process. The software control terminal has convenient positioning and debugging means, which is easy to operate and maintain. Easy to adjust, copy and migrate.
Description
Technical field [0001] The present invention belongs to the field of electronic communications, relates to network technology, specifically relates to a multi-chip networking system, methods and applications. Background [0002] In the integrated circuitdesign process, a verification phase is required to achieve the verification of the design of more complex functions. In general, the user's verification in the integrated circuitdesign process is usually to cut the designed integrated circuit into multiple parts, and then placed in each chip in a multi-chip system for verification. When a multi-chip system is running, it is necessary to network between multiple chips to complete the construction of the entire design system. [0003] At present, multi-chip systems usually use XCVR (transceiver device), LVDS (RS-644 bus interface) networking for communication, or use some general bus communication, if it is low-speed communication, you can also connect several chips through the f...
Claims
the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More
Application Information
Patent Timeline
Application Date:The date an application was filed.
Publication Date:The date a patent or application was officially published.
First Publication Date:The earliest publication date of a patent with the same application number.
Issue Date:Publication date of the patent grant document.
PCT Entry Date:The Entry date of PCT National Phase.
Estimated Expiry Date:The statutory expiry date of a patent right according to the Patent Law, and it is the longest term of protection that the patent right can achieve without the termination of the patent right due to other reasons(Term extension factor has been taken into account ).
Invalid Date:Actual expiry date is based on effective date or publication date of legal transaction data of invalid patent.
Login to View More 
Login to View More