Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Direct-current voltage drop analysis method and system for system-level integrated circuit

An integrated circuit, DC voltage drop technology, applied in electrical digital data processing, special data processing applications, instruments, etc., can solve the problems of high time cost, huge memory and CPU time, etc.

Active Publication Date: 2021-02-02
北京智芯仿真科技有限公司
View PDF4 Cites 2 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

For system-level VLSI with multi-scale structure, high-quality meshing is performed on the area where the entire system-level VLSI is located, and the number of meshing nodes generated will reach tens of millions or even hundreds of millions It is difficult to directly solve the finite element sparse matrix with tens of millions or even hundreds of millions of unknowns formed by the grid. Even if it can be solved, it will require huge memory and CPU time. For the design of system-level VLSI Therefore, how to provide a high-precision and fast solution method to quickly and accurately analyze the DC voltage drop of system-level VLSI has become an urgent technical problem to be solved.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Direct-current voltage drop analysis method and system for system-level integrated circuit
  • Direct-current voltage drop analysis method and system for system-level integrated circuit
  • Direct-current voltage drop analysis method and system for system-level integrated circuit

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0049] The purpose of the present invention is to provide a DC voltage drop analysis method and system for a system-level integrated circuit, so as to realize fast and accurate analysis of the DC voltage drop for a system-level VLSI.

[0050] In order to make the above objects, features and advantages of the present invention more comprehensible, the invention will be further described in detail below in conjunction with the accompanying drawings and specific embodiments.

[0051] In order to solve the above problems, the present invention proposes a DC voltage drop analysis method for system-level integrated circuits. The analysis method is a method for quickly and accurately analyzing the DC voltage drop of system-level VLSI in combination with star-delta transformation. The method also performs meshing for complex integrated circuit layouts with multi-scale structures ranging from centimeters to nanometers. For field-based problems, the finite element method is used to write...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a Direct-current voltage drop analysis method and a system for a system-level integrated circuit, and the method comprises the steps: dividing the system-level integrated circuit into a plurality of subsystems, and enabling all subsystems except the mth subsystem to serve as a to-be-processed system when the mth subsystem is analyzed; carrying out mesh generation on the field domain of each subsystem, adding points, connected with the field domain, of an external circuit of the subsystem and via holes of other subsystems into mesh generation nodes, and numbering the mesh generation nodes in a unified manner to form a unified finite element sparse matrix; eliminating the internal nodes of a to-be-processed system in a finite element sparse matrix by adopting a star triangle transformation method, obtaining a sparse matrix for analyzing the field domain of the mth subsystem, and only solving the sparse matrix of the field domain of the mth subsystem rather than the whole system so that the solving process is greatly simplified, the solving speed is increased on the basis of ensuring the solving precision, the solving efficiency is improved, and rapid and accurate analysis of the DC voltage drop of the system-level super-large-scale integrated circuit is realized.

Description

technical field [0001] The invention relates to the technical field of system-level integrated circuit analysis, in particular to a method and system for analyzing DC voltage drop of system-level integrated circuits. Background technique [0002] The DC voltage drop analysis of system-level VLSI is an important task in the back-end verification of integrated circuits. In the design process of the current system-level VLSI, the core power supply voltage of the devices in the integrated circuit continues to decrease, and the tolerance of the allowable voltage is getting smaller and smaller, but the operating current and wiring density of the integrated circuit are getting larger and larger. As a result, the DC voltage drop problem has become increasingly prominent. If the DC voltage drop problem is not considered in the design process of the system-level VLSI, it is likely that the noise margin of the system will decrease due to the DC voltage drop problem, and a small distur...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06F30/398
CPCG06F30/398
Inventor 唐章宏邹军汲亚飞王芬黄承清
Owner 北京智芯仿真科技有限公司
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products