Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Method for monitoring wafer in semiconductor manufacturing, and mask

A technology of semiconductor and mask plate, which is applied in semiconductor/solid-state device manufacturing, semiconductor/solid-state device testing/measurement, photo-plate making process of patterned surface, etc. It can solve the problems of inconsistent data specifications, low efficiency, and low work efficiency, etc. problems, achieve data standardization, high analysis efficiency, and low workload

Active Publication Date: 2021-04-13
CSMC TECH FAB2 CO LTD
View PDF3 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Some of the graphics can meet the requirements of overall shape monitoring, but the graphics structure is not comprehensive, and some required structures will be etched away in the subsequent process, resulting in missing graphics
The graphics in the cutting line are scattered in different cutting line areas, and the sectioning position and sectioning direction are different. Analytical technicians need to spend a lot of time on sample preparation when they are working, resulting in heavy workload and low efficiency.
[0005] Therefore, in the actual analysis, there are problems such as difficulty in finding the graphic structure, heavy workload, low work efficiency, incomplete test graphics, inconsistent data specifications, and poor stability and continuity of long-term monitoring data.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method for monitoring wafer in semiconductor manufacturing, and mask
  • Method for monitoring wafer in semiconductor manufacturing, and mask
  • Method for monitoring wafer in semiconductor manufacturing, and mask

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0035] In order to solve the problems in the prior art, the invention provides a method for monitoring wafers in semiconductor manufacturing, including:

[0036] Obtain the semiconductor process to be monitored and its design rules;

[0037] Designing monitoring graphics according to the design rules, the monitoring graphics include key graphics corresponding to the semiconductor process on the product wafer;

[0038] Making a reticle of the product wafer, wherein, during the process of making the reticle, introducing the monitoring pattern into the dicing lane area of ​​the reticle of the product wafer;

[0039] Fabricating the product wafer and performing a failure analysis of the product wafer.

[0040] Refer below Figure 1-Figure 4 A method for monitoring wafers in semiconductor manufacturing according to the present invention is exemplified, wherein figure 1 It is a flowchart of a method for monitoring wafers in semiconductor manufacturing according to an embodiment o...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides a method for monitoring a wafer in semiconductor manufacturing, and a mask. The method comprises the following steps: acquiring a to-be-monitored semiconductor process and a design rule thereof; designing a monitoring graph according to the design rule, wherein the monitoring graph comprises a key graph corresponding to the semiconductor process on a product wafer; manufacturing a mask plate of the product wafer, wherein the monitoring graph is guided into a cutting channel area of the mask plate of the product wafer in the manufacturing process of the mask plate; and manufacturing the product wafer, and carrying out failure analysis on the product wafer in the process of manufacturing the product wafer. According to the invention, monitoring graphic structures of various different monitoring processes can be simultaneously obtained in a subsequently manufactured product wafer, the workload is low, and the analysis efficiency is high; and for the same process, the monitoring of the overall morphology of the monitoring graph is realized on different products, the influence caused by the change of the monitoring product is avoided, the data is standard and unified, and the long-term monitoring of the process can be realized.

Description

technical field [0001] The invention relates to the field of semiconductor manufacturing, in particular to a method for monitoring wafers in semiconductor manufacturing and a mask. Background technique [0002] In the manufacturing process of semiconductor devices, in order to understand the status of the production line in a timely, accurate and comprehensive manner, large-volume or important process products are usually selected for regular overall shape monitoring. The overall shape monitoring usually selects the die analysis on the wafer or selects the conventional test pattern in the dicing line (also known as the scribe line) and the test pattern of the WAT (Wafer Acceptance Test) for analysis. [0003] When selecting the die on the wafer for analysis, it is often used to regularly select the product wafer of the target process, directly analyze the die designed by the customer, and find a suitable structural pattern in the die, and try to find the same structure every...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H01L21/027H01L21/66G03F1/44
CPCH01L22/12H01L21/027G03F1/44
Inventor 陈倩马如军
Owner CSMC TECH FAB2 CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products