Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

System and method for improving I2C communication performance

A technology for communication performance and memory access, applied in the field of microelectronic communication control, can solve problems such as the inability to dynamically improve filtering performance, and achieve the effects of improving anti-interference performance, improving processing efficiency, and reducing the number of interruptions

Active Publication Date: 2022-01-28
SHENZHEN BETTERLIFE ELECTRONICS SCI & TECH
View PDF8 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0005] The purpose of the present invention is to provide a system and method for improving I2C communication performance, so as to solve the technical problem that the filtering performance cannot be dynamically improved when the I2C frequency changes in the prior art

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • System and method for improving I2C communication performance
  • System and method for improving I2C communication performance
  • System and method for improving I2C communication performance

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0044] Such as figure 2 As shown, the present invention provides a system for improving I2C communication performance, including an I2C input and output port 1 , a filtering module 2 , a shift register 3 , an access memory 4 and an MCU 5 connected in sequence. Specifically, the number of filter clock cycles of the filter module 2 is n, and its calculation formula is:

[0045] n=f clk / (2×f scl )-1 ; (1)

[0046] where f clk is the sampling clock frequency, f scl is the I2C clock frequency.

[0047] It should be noted that the I2C bus in this embodiment is composed of a data line SDA and a clock line SCL, and the I2C bus is connected to IC pins through PCB traces. In the traditional I2C slave system, the value of the number of filter clock cycles is fixed, that is, the filtering performance is fixed, and the filtering performance cannot be dynamically improved when the I2C frequency changes. Therefore, the present invention proposes a method for dynamically adjusting th...

Embodiment 2

[0058] Such as Figure 5-6 As shown, the present invention also provides a method for improving I2C communication performance, including the system for improving I2C communication performance described in Embodiment 1, the I2C slave operation module connected to MCU 5, and writing to access memory 4 as follows data steps;

[0059] S10. The I2C slave operation module initiates data transmission. Before performing this step, MCU 5 also needs to calculate the number of filter clock cycles of the filter module 2 according to the above-mentioned sampling clock frequency and I2C clock frequency according to the formula (1), and finally adjust the number of filter clock cycles dynamically according to Table 1 . Specifically, if the calculated number of filter clock cycles is greater than or equal to 8, it is adjusted to 8; if it is less than 8 and greater than or equal to 7, it is adjusted to 7; if it is less than 7 and greater than or equal to 6, it is adjusted to 6; less than 6 a...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a system and a method for improving I2C communication performance, relates to the technical field of microelectronic communication control, and solves the technical problem that filtering performance cannot be dynamically improved in I2C communication in the prior art. The invention comprises an I2C input and output port, a filtering module, a shift register, an access memory and an MCU which are connected in sequence; the number of filtering clock cycles of the filtering module is n, and the calculation formula is shown in the specification, wherein the frequency is the sampling clock frequency and is the I2C clock frequency. The invention further provides a method for improving the I2C communication performance. According to the invention, the anti-interference performance of I2C communication is improved, the interruption number of the MCU is reduced, the interruption processing efficiency is improved, and the I2C communication performance is further improved.

Description

technical field [0001] The invention relates to the technical field of microelectronic communication control, in particular to a system and method for improving I2C communication performance. Background technique [0002] The I2C bus (Inter-Integrated Circuit) is an integrated circuit bus, which is a simple, two-way, two-wire, synchronous serial bus designed by PHILIPS in the 1980s. The I2C bus is a multi-directional control bus. Multiple devices (slaves) can be mounted on a bus controlled by a host at the same time. Each device connected to the bus communicates with other devices through a unique address. With the third industrial revolution, mankind has gradually entered a new era of digitalization. In consumer electronics, telecommunications and industrial electronics, I2C is widely used in the field of microelectronics communication control. For example, analog-to-digital / digital-to-analog converters (AD / DA Converters), LED controllers (LED controllers), DIP switches (...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G06F13/42G06F15/17
CPCG06F13/4291G06F15/17G06F2213/0016
Inventor 韩会莲张敏
Owner SHENZHEN BETTERLIFE ELECTRONICS SCI & TECH
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com