Unlock instant, AI-driven research and patent intelligence for your innovation.

Storage and calculation integrated chip adder

An adder and integrated technology, applied in the field of high-performance computing, can solve problems such as ensuring accuracy, not being able to achieve large-scale calculations, and speed bottlenecks of integrated memory and calculation chips, so as to achieve the effect of improving computing speed

Pending Publication Date: 2022-03-01
上海碧帝数据科技有限公司 +1
View PDF0 Cites 2 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0005] In today's vigorous development of artificial intelligence, the memory-computing integrated chip has unique conditions for processing algorithms such as neural networks. Its fast multiplier based on analog signals can quickly implement various artificial intelligence algorithms. It only has simple functions and cannot achieve large-scale calculations. The large-scale addition operation has become the bottleneck of the speed of the memory-calculation integrated chip. The main problem is that it cannot increase the operation speed while ensuring the accuracy.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Storage and calculation integrated chip adder
  • Storage and calculation integrated chip adder
  • Storage and calculation integrated chip adder

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0023] The technical solutions in the embodiments of the present invention will be clearly and completely described and discussed below in conjunction with the accompanying drawings of the present invention. Obviously, what is described here is only a part of the examples of the present invention, not all examples. Based on the present invention All other embodiments obtained by persons of ordinary skill in the art without creative efforts fall within the protection scope of the present invention.

[0024] In order to facilitate the understanding of the embodiments of the present invention, specific embodiments will be taken as examples for further explanation below in conjunction with the accompanying drawings, and each embodiment does not constitute a limitation to the embodiments of the present invention.

[0025] Embodiment 1 of the present invention refers to figure 1 , figure 2 As shown, the adder based on the memory-computing integrated chip uses STMicroelectronics' S...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to a storage and calculation integrated chip adder, in the flourishing development of artificial intelligence nowadays, a storage and calculation integrated chip has unique conditions for processing a neural network algorithm, and a fast multiplier based on an analog signal can rapidly realize various artificial intelligence algorithms. However, only a simple function is achieved when rapid operation of addition is achieved, large-scale calculation cannot be achieved, and large-scale addition operation becomes the bottleneck of the speed of a storage and calculation integrated chip. According to the invention, a mode of carrying out preprocessing on the MCU and combining the MCU with the storage and calculation integrated chip is provided, so that the defects of the storage and calculation integrated chip in addition are successfully overcome. The system comprises an MCU module and a storage and calculation integrated chip module. The MCU module preprocesses data, the storage and calculation integrated chip performs summator operation, and the MCU module and the storage and calculation integrated chip are mutually independent and perform own functions. When the adder is used, a single integer and floating-point number adder or a vector shaping adder and a vector floating-point number adder can be selected according to the type of the adder.

Description

technical field [0001] The invention relates to the technical field of high-performance computing, in particular to a memory-computing integrated chip adder. Background technique [0002] The adder is the basic unit in the computing device. It has a specific implementation method in CPU, GPU, MCU, FPGA, etc. The main implementation method is to split the addition of different types of data into binary logic operations. Adders are often used in computer arithmetic and logic components, performing logic operations, shifting and instruction calls, etc. In electronics, an adder is a digital circuit that performs digital addition operations. [0003] The rapid development of memory-computing integrated chip technology in recent years has created opportunities for high-speed real-time operation of matrix operations. With the rise of application fields such as the Internet of Things and artificial intelligence, technology has been extensively researched and applied by academic ci...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G06F7/50
CPCG06F7/50
Inventor 李长久金碧辉
Owner 上海碧帝数据科技有限公司