Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Formation method of semiconductor structure

A semiconductor and gate structure technology, which is applied in the field of semiconductor structure formation, can solve problems such as poor performance, and achieve the effects of avoiding etching loss, reducing etching loss, and improving quality

Pending Publication Date: 2022-03-25
SEMICON MFG INT (SHANGHAI) CORP +1
View PDF0 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0004] However, existing semiconductor structures still suffer from poor performance

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Formation method of semiconductor structure
  • Formation method of semiconductor structure
  • Formation method of semiconductor structure

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0033] It can be seen from the background art that the performance of the existing semiconductor structure needs to be improved.

[0034] see Figure 1 to Figure 4 , a method for forming a semiconductor structure, comprising:

[0035] refer to figure 1 , provide a substrate 100, the substrate includes a gate cutting region I and a device region II located on both sides of the gate cutting region I; a gate material layer 110 is formed on the gate cutting region I and the device region II and is located on the gate a patterned etched hard mask layer 120 on the pole material layer 110;

[0036] figure 2 yes figure 1 Schematic diagram of the section along the AA line. see figure 2 , using the patterned etched hard mask layer 120 as a mask to etch the gate material layer 110 to form a plurality of discrete gate structures 115; after forming the gate structures 115, a covering The sidewall of the gate structure 115 and the dielectric layer 130 for etching the sidewall of t...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

A method for forming a semiconductor structure comprises the steps that a substrate is provided, the substrate comprises a gate cutting area and device areas located on the two sides of the gate cutting area, gate structures are formed on the portions, in the gate cutting area and the device areas, of the substrate, and the tops of the gate structures are provided with etching mask layers; removing the etching mask layer at the top of the gate structure on the gate cutting region and the device region; forming a gate structure on the substrate in the gate cutting region and the device region; forming a dielectric layer covering the side wall of the gate structure on the substrate of the gate cutting region and the device region; forming a hard mask layer covering the dielectric layer and the gate structure; etching the hard mask layer until the top of the gate structure on the gate cutting region is exposed; and removing the gate structure and the dielectric layer on the gate cutting region, and forming corresponding segmentation grooves on the gate cutting region, so that the gate structures on different device regions are segmented by the segmentation grooves. According to the scheme, the quality of the formed semiconductor structure can be improved.

Description

technical field [0001] The invention relates to the field of semiconductor integrated circuits, in particular to a method for forming a semiconductor structure. Background technique [0002] With the rapid development of semiconductor manufacturing technology, semiconductor devices are developing towards higher component density and higher integration. Transistors, as the most basic semiconductor devices, are currently being widely used. Therefore, as the density and integration of semiconductor devices increase, the feature size of planar transistors is also getting smaller and smaller. [0003] In order to better adapt to the reduction of feature size, the semiconductor process gradually begins to transition from planar transistors to three-dimensional transistors with higher power efficiency, such as Fin Field Effect Transistors (FinFETs). The fin field effect transistor can improve the integration of semiconductor devices, and the gate structure of the fin field effect ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H01L21/336H01L21/28
CPCH01L29/66795H01L21/28008
Inventor 张海洋纪世良杨晨曦
Owner SEMICON MFG INT (SHANGHAI) CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products