Precise reconstruction of panel-level packages
A bare die, sub-block technology, applied in the field of precise reconstruction of panel-level packaging, which can solve problems such as yield reduction
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0027] Embodiments generally relate to panel level packaging devices, such as panel level packaging semiconductor devices or integrated circuits (ICs). In particular, the application relates to high precision bonding of die or devices on a panel for panel level packaging.
[0028] figure 1 A simplified top view of semiconductor wafer 100 is shown. The wafer may be a lightly doped p-type silicon wafer. Other types of wafers may also be used. For example, the wafer may be a silicon carbide (SiC) wafer, gallium nitride (GaN) wafer, gallium arsenide (GaAs) wafer, or indium phosphide (InP) wafer. Devices 110 are formed on the active surface of wafer 100 in parallel. The active surface may be the upper surface of wafer 100 . The passive surface can be the lower surface of the wafer.
[0029] The devices 110 are arranged in rows along a first direction (x) and in columns along a second direction (y). After processing the wafer is complete, the wafer is diced along dicing or sa...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 


