Verification method for chip reset test scene

Abstract

The invention discloses a verification method for a chip reset test scene. The verification method comprises the following steps: creating a process processor, a reset subscriber and a reset notifier; an apply method is provided for a process processor; the reset subscriber comprises a base class thereof; and a subscript method and a notify method are provided for a reset notifier. Compared with the prior art, the method has the following beneficial effects: (1) the verification test framework in the reset scene provided by the invention can realize that a verification environment can stop initiating an excitation request when monitoring that a reset signal is valid, and some internal logic states of all related components can be correspondingly cleared; (2) according to the verification test framework in the reset scene, after the reset signal is released, the verification environment can restart to apply and initiate the excitation request, and all the components can normally run again.

Description

Technical field [0001] The invention involves the field of chip detection technology, which specializes in a verification method in the chip reset testing scenario. Background technique [0002] When we verify the RTL design (also known as DUT, test device), we often need to verify the reset scene, that is, during the normal operation of DUT, the reset signal is set to an effective state to reset the DUT. After a delay of a clock cycle, the reset signal is released to restart DUT. [0003] like figure 1 Show, you can see, figure 1 The mid -clock signal CLK has been flipping normally, and the low level effective reset signal RST_N is low at the beginning of the simulation operation. At this time, DUT enters the normal working state. At this time, we can apply for testing incentives REQ1 ~ N to test the duT function, but the reset signal is placed again in the process of simulation operation to reset the DUT. At this time, at this time Test incentives no longer continue to send the...

AI Technical Summary

Problems solved by technology

[0011] (1) In the encapsulation environment corresponding to each sub-module, the processing action logic style for the reset scenario is different, which increases the difficulty of later code management and maintenance

[0012] (2) Since there is no uniform standard framework to follow, it is easy to miss the test of some detailed characteristics in the reset scenario. For example, after the reset signal is valid, whether the target test stimulus is re-initiated or continues to be initiated following the original stimulus. At this time, the verification What processing actions should the components take?

[0013] (3) When the packaging environment corresponding to these sub-modules is integrated and verified to a higher level, it will be difficult to debug when problems occur

Images