Integrated plating and planarization process and apparatus therefor

A planarization, equipment technology, used in the field of semiconductor processing
CN1705774AInactive Publication Date: 2005-12-07GLOBALFOUNDRIES INC

Patent Information

Authority / Receiving Office
CN · China
Current Assignee / Owner
GLOBALFOUNDRIES INC
Publication Date
2005-12-07
Estimated Expiration
Not applicable · inactive patent

Smart Images

  • Figure 1
    Figure 1
  • Figure 2
    Figure 2
  • Figure 3
    Figure 3
Patent Text Reader

Abstract

A method and apparatus are described for performing both electroplating of a metal layer and planarization of the layer on a substrate. Electroplating and electroetching of metal (such as copper) are performed in a repeated sequence, followed by chemical-mechanical polishing. An electroplating solution, electroetching solution, and a non-abrasive slurry are dispensed on a polishing pad in the respective process steps. The substrate is held against the pad with a variable force in accordance with the process, so that the spacing between substrate and pad may be less during electroplating than during electroetching.
Need to check novelty before this filing date? Find Prior Art

Description

technical field

[0001] This invention relates to semiconductor processing, and more particularly to methods and apparatus for electroplating and planarizing copper layers on semiconductor wafers. Background technique

[0002] Deposition and selective removal of metal layers are important processes in semiconductor device fabrication. A typical semiconductor wafer has several layers of metal deposited or plated on its surface, each successive layer being polished or etched before additional layers are added. In general, electroplating copper on wafer surfaces is an extensively skilled process. Chemical-mechanical polishing (CMP) is usually performed after copper electroplating (usually a capping layer of copper is produced on the wafer) to remove unwanted portions of the electroplating. When fabricating damascene structures, the CMP process can also be used to electrically isolate damascene wiring.

[0003] Figure 1A is a schematic diagram of a typical apparatus for electr...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More