Unlock instant, AI-driven research and patent intelligence for your innovation.

Information handling system interposer enabling specialty processor integrated circuit in standard sockets

a technology of integrated circuits and information processing systems, applied in the direction of printed element electric connection formation, printed circuit non-printed electric components association, coupling device connection, etc., can solve the problems of insufficient incentive for ihs to create a new baseboard, inconvenient design and fabrication, and inability to meet the requirements of ihs to achieve the effect of reducing signal integrity anomalies

Active Publication Date: 2018-10-23
DELL PROD LP
View PDF7 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Benefits of technology

This patent describes a circuit board assembly that includes a baseboard and a dual-sided interposer substrate. The interposer substrate has two or more printed circuit boards with electrical contacts and ground planes. It also includes stacked vias that connect the integrated circuits and grounded vias that improve signal integrity. The technical effect is a more efficient and reliable connection between different types of integrated circuits and better signal communication.

Problems solved by technology

Considerable design and fabrication expense is devoted to developing each baseboard to integrate all of these communication and power signals and other supporting components.
If the demand of the new processor IC is not sufficient, an original equipment manufacturer (OEM) of the baseboards and IHS may not have sufficient incentive to create a new baseboard with a corresponding new socket for the processor IC with the nonstandard pattern.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Information handling system interposer enabling specialty processor integrated circuit in standard sockets
  • Information handling system interposer enabling specialty processor integrated circuit in standard sockets
  • Information handling system interposer enabling specialty processor integrated circuit in standard sockets

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0024]An information handling system (IHS) has a circuit board assembly with a dual-sided interposer substrate. The dual-sided interposer substrate is inserted between a baseboard and a processor integrated circuit (IC) having a second pattern of electrical contacts. The dual interposer substrate is formed of a stack of printed circuit boards (PCBs). The dual interposer substrate provides communication channels between a first coupling pad on the baseboard that has a first pattern of electrical contacts and the second coupling pad on top of the dual interposer substrate that provides the second pattern of electrical contacts. Stacked vias, formed through the stack of PCBs, electrically connect respective electrical contacts of the first and second coupling pads to form communication channels. One or more grounded vias are positioned adjacent to each stacked via to mitigate signal integrity (SI) anomalies on the communication channels.

[0025]The present innovation provides a scalable ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

An information handling system (IHS) has a circuit board assembly with a dual-sided interposer substrate that is inserted between a baseboard and a processor integrated circuit having a second pattern of electrical contacts. The dual interposer substrate formed of a stack of printed circuit boards (PCBs) provides communication channels between a first coupling pad on the baseboard that has a first pattern of electrical contacts and a second coupling pad on top of the dual interposer substrate that provides the second pattern of electrical contacts. The second pattern receives another type of processor integrated circuit than a type supported by the first pattern. Stacked vias formed through the stack of PCBs electrically connect respective electrical contacts of the first and second coupling pads to form a corresponding communication channel. One or more grounded vias mitigate signal integrity (SI) anomalies on the communication channels.

Description

BACKGROUND1. Technical Field[0001]The present disclosure relates in general to a processor integrated circuit in an information handling system (IHS), and more particularly to mounting a specialty processor integrated circuit in an IHS.2. Description of the Related Art[0002]As the value and use of information continue to increase, individuals and businesses seek additional ways to process and store information. One option available to users is information handling systems (IHSs). An IHS generally processes, compiles, stores, and / or communicates information or data for business, personal, or other purposes, thereby allowing users to take advantage of the value of the information. Because technology and information handling needs and requirements vary between different users or applications, IHSs may also vary regarding what information is handled, how the information is handled, how much information is processed, stored, or communicated, and how quickly and efficiently the informatio...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(United States)
IPC IPC(8): H05K7/12H05K3/40H01L23/498H01L21/48H01R12/70H05K1/18H05K1/11H05K7/10
CPCH05K1/181H01L21/4857H01L23/49811H01L23/49816H01L23/49822H01L23/49827H01L23/49833H01L23/49838H01R12/7076H05K1/111H05K3/4007H01L21/486H05K2201/10734H05K2201/10378H05K2201/10704H05K1/0222H05K1/141H05K1/144H01L2224/16225H01L2924/15311
Inventor MUNDT, KEVIN W.FARKAS, SANDORMUTNURY, BHYRAV M.RAJUPALEPU, YESHASWY
Owner DELL PROD LP