Unlock instant, AI-driven research and patent intelligence for your innovation.

Method of manufacturing a semiconductor device

a manufacturing method and semiconductor technology, applied in the direction of semiconductor devices, basic electric elements, electrical appliances, etc., can solve the problems of increasing the cost required for and the process of manufacturing the semiconductor device using the techniques such as the soi process is relatively complex, so as to achieve the effect of effectively forming a unit device, simple process, and effective obtaining the semiconductor substra

Inactive Publication Date: 2008-03-20
SAMSUNG ELECTRONICS CO LTD
View PDF4 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Benefits of technology

The present invention provides a method of manufacturing a semiconductor substrate with an insulating layer pattern and a single crystalline thin layer sequentially formed by simple processes. This method can effectively form a unit device, such as a metal oxide semiconductor field effect transistor (MOSFET) on the single crystalline thin layer. The method involves forming an insulating layer pattern on the semiconductor substrate, filling the opening with an amorphous thin layer, and then transforming the amorphous thin layer into a single crystalline thin layer using a laser beam. The semiconductor substrate partially exposed through the opening acts as a seed for the transformation. This method has the advantage of applying techniques such as a silicon-on-insulator (SOI) process.

Problems solved by technology

However, the processes of manufacturing the semiconductor device using the techniques such as the SOI process are relatively complex.
In addition, a cost required for manufacturing the semiconductor device using the techniques such as the SOI process may be greater than a cost required for manufacturing the semiconductor device on the bulk semiconductor substrate.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method of manufacturing a semiconductor device
  • Method of manufacturing a semiconductor device
  • Method of manufacturing a semiconductor device

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0016]The present invention is described more fully hereinafter with reference to the accompanying drawings, in which example embodiments of the present invention are shown. The present invention may, however, be embodied in many different forms and should not be construed as limited to the example embodiments set forth herein. Rather, these example embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the present invention to those skilled in the art. In the drawings, the sizes and relative sizes of layers and regions may be exaggerated for clarity.

[0017]It will be understood that when an element or layer is referred to as being “on” or “connected to” another element or layer, it can be directly on, connected or coupled to the other element or layer or intervening elements or layers may be present. In contrast, when an element is referred to as being “directly on” or “directly connected to” another element or layer, there...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

PropertyMeasurementUnit
temperatureaaaaaaaaaa
temperatureaaaaaaaaaa
melting pointaaaaaaaaaa
Login to View More

Abstract

In a method of manufacturing a semiconductor device, an insulating layer pattern defining at least one opening partially exposing a semiconductor substrate is formed on a semiconductor substrate including a single crystalline material. An amorphous thin layer is formed on the insulating layer pattern to fill up the opening. The amorphous thin layer is transformed into a single crystalline thin layer by providing the amorphous thin layer with a laser beam having sufficient energy to melt the amorphous thin layer. Here, the semiconductor substrate partially exposed through the opening is used as a seed. A gate pattern is formed on the single crystalline thin layer. Source / drain regions are formed at surface portions of the single crystalline thin layer adjacent to both sidewalls of the gate pattern.

Description

CROSS-REFERENCE TO RELATED APPLICATION[0001]This application claims priority under 35 USC §119 to Korean Patent Application No. 2006-90841, filed on Sep. 19, 2006, the contents of which are herein incorporated by reference in their entirety.BACKGROUND[0002]1. Technical Field[0003]The present invention relates to a method of manufacturing a semiconductor device. More particularly, the present invention relates to a method of manufacturing a semiconductor device capable of forming a unit device such as a metal oxide semiconductor field effect transistor (MOSFET) on a single crystalline thin layer formed on an insulating layer.[0004]2. Description of the Related Art[0005]Recently, semiconductor devices have been required to have a high integration degree and a high operation speed. A unit device such as a metal oxide semiconductor field effect transistor (MOSFET) may be formed on a bulk semiconductor substrate to manufacture the semiconductor device. However, when the MOSFET is formed ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(United States)
IPC IPC(8): H01L21/20H01L21/336
CPCH01L21/2026H01L21/268H01L21/823425H01L29/78H01L21/84H01L29/1083H01L21/823481H01L21/02488H01L21/02598H01L21/02532H01L21/02496H01L21/02675H01L21/02381H01L21/20H01L21/18H01L21/02645
Inventor SON, YONG-HOONCHOI, SI-YOUNGLEE, JONG-WOOK
Owner SAMSUNG ELECTRONICS CO LTD