Methods for fabricating finfet integrated circuits on bulk semiconductor substrates

a technology of integrated circuits and semiconductor substrates, applied in the direction of basic electric elements, electrical apparatus, semiconductor devices, etc., can solve the problems of affecting the processing efficiency of the integrated circuit, the inability to meet the requirements of the substrate,

Active Publication Date: 2013-11-21
GLOBALFOUNDRIES US INC
View PDF7 Cites 198 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Benefits of technology

[0007]In accordance with yet another embodiment, a semiconductor substrate is provided and a first mask is formed overlying the semiconductor substrate and defining a plurality of parallel fin locations extending in a first direction and selectively cut in a second direction. The semiconductor substrate is etched using the first mask as an etch mask to form a plurality of parallel fins extending in a first direction and

Problems solved by technology

The fabrication of FinFET ICs, however, encounters some processing problems.
Among the problems encountered are the loading effects that arise when etching a plurality of fins.
Such variance in fin width and tren

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Methods for fabricating finfet integrated circuits on bulk semiconductor substrates
  • Methods for fabricating finfet integrated circuits on bulk semiconductor substrates
  • Methods for fabricating finfet integrated circuits on bulk semiconductor substrates

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0011]The following detailed description is merely exemplary in nature and is not intended to limit the invention or the application and uses of the invention. Furthermore, there is no intention to be bound by any expressed or implied theory presented in the preceding technical field, background, brief summary or the following detailed description.

[0012]Methods are provided for the fabrication of FinFET integrated circuits (ICs) in accordance with various embodiments. The embodiments described and illustrated below will find application in ICs of all sizes, but are particularly useful in the fabrication of large ICs such as those that incorporate both logic circuits (which will likely vary greatly from design to design and across a design) and memory circuits such as static random access memory (SRAM) circuits (that will likely be very uniform across a design and from design to design). The memory circuit portion of an IC is fabricated in an array of fins and is somewhat tolerant of...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

Methods are provided for fabricating FinFET integrated circuits on bulk semiconductor substrates. In accordance with one embodiment a patterned hard mask that defines locations of a regular array of a plurality of fins is formed overlying a semiconductor substrate. Portions of the patterned hard mask are removed using a cut mask to form a modified hard mask. The substrate is etched using the modified hard mask as an etch mask to form a plurality of fins extending upwardly from the substrate and separated by trenches. Selected ones of the plurality of fins are at least partially removed to form isolation regions and an insulating material is deposited to fill the trenches and to cover the at least partially removed selected ones of the plurality of fins.

Description

TECHNICAL FIELD[0001]The present invention generally relates to methods for fabricating FinFET integrated circuits, and more particularly relates to methods for fabricating and isolating FinFET integrated circuits on bulk semiconductor substrates.BACKGROUND[0002]As integrated circuits (ICs) become larger and larger it becomes necessary to consider structures other than planar transistors to accommodate the ever increasing number of transistors that the circuits require. One such structure is the FinFET, a field effect transistor (FET), in which the channel of the transistor is formed along the vertical sidewalls of a thin semiconductor fin that extends upwardly from a semiconductor substrate. Because the channel is formed along a vertical fin sidewall rather than along the horizontal surface of the wafer, a wide channel (and hence high performance) can be achieved without increasing the horizontal surface area of the semiconductor substrate.[0003]The fabrication of FinFET ICs, howev...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): H01L21/762
CPCH01L21/76229H01L21/3086H01L21/823821H01L29/6681
Inventor WEI, ANDY C.TAMBWE, FRANCIS C.JOHNSON, FRANK SCOTT
Owner GLOBALFOUNDRIES US INC
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products