Unlock instant, AI-driven research and patent intelligence for your innovation.

Presetting positioning fusion process for inner central layer of printed circuit board

A technology for printed circuit boards and inner-layer core boards, which is applied in the direction of multi-layer circuit manufacturing, etc. It can solve the problems of large board warpage, low alignment accuracy, and large inter-layer alignment offset, etc., and achieves reduction Positioning error and the effect of improving positioning accuracy

Inactive Publication Date: 2009-12-23
深圳玛斯兰电路科技实业发展有限公司
View PDF3 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0004] 1. When the inner core board is thin, it is pre-arranged by means of two-hole positioning and thermal fusion. During the process of board-fitting round pins, the round holes are easy to be broken; after browning, the board warpage is large, resulting in low alignment accuracy , the interlayer offset is large;
[0005] 2. Alignment prearrangement by rivet driving, based on the fact that there are multiple alignments during the rivet driving process, the cumulative error is large during the alignment process, resulting in a large amount of alignment offset between layers
[0006] In the long-term production process of the above two inner layer lamination positioning methods, it was found that for thin plates and high-layer multi-layer plates after pre-arrangement and X-ray machine inspection, there are different degrees of inner core plate offset, and the maximum offset reaches More than 7mil (mil is one thousandth of an inch, 7mil is equivalent to 0.18mm), which seriously restricts the quality of high-density thin circuit boards with high layers

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Presetting positioning fusion process for inner central layer of printed circuit board

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0015] The processing route of the inner layer of the multi-layer board is as follows:

[0016] Substrate cutting→pretreatment→inner layer D / F or photosensitive oil→developing / etching / removing film→AOI→black / brown oxidation→pre-arrangement (fusion, rivet)→board arrangement→pressing plate→drilling positioning holes→pressing plate forming→ Outer process.

[0017] The invention mainly relates to the punching of inner core boards, and the prearrangement and fusion of the inner core boards. It is characterized in that, in the step of punching the inner core plate, four positioning holes are punched on the core plate, and the four positioning holes are scattered close to the edges of the four peripheral edges of the core plate, and the fusion machine workbench is provided with four corresponding Locating pins, pre-arranged and then heat-pressed and fused.

[0018] exist figure 1 In the shown embodiment of the pre-arrangement positioning fusion process of the inner layer core boar...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a process for pre-arrangement, positioning, and fusion of inner core boards of printed circuit boards, which includes punching holes for the inner core boards, pre-arranging and fusing the inner core boards, and in the step of punching the inner core boards, The core plate is punched with 4 positioning holes, and the 4 positioning holes are scattered on the edge of the 4 peripheral edges of the core plate. The workbench of the fusion machine is provided with 4 corresponding positioning pins, and the plates are hot-pressed and fused after being arranged. The multi-hole positioning of the present invention reduces the positioning error caused by the deformation of the positioning hole, improves the positioning accuracy of the fusion of the inner core board, and the offset of the inner core board can be controlled within 3.0mil, which satisfies the multi-layer fine line printed circuit According to the requirements of positioning fusion of the core board in the board, the process of the present invention can be used to mass-produce 24-layer thin circuit boards (MASS LAM lamination).

Description

[technical field] [0001] The invention relates to a printed circuit board processing technology, in particular to a pre-arrangement positioning fusion process for an inner core board of a printed circuit board. [Background technique] [0002] At present, the rapid development of printed circuit boards towards high-level and thin lines has put forward higher requirements for inter-layer alignment. There are two traditional MASS LAM inner lamination alignment methods, one is to use a riveting machine to rivet the core board and the prepreg with different layers, and the other is to use two round holes to position the different layers. The core board and the prepreg are fused together. The common feature of these two pre-arrangement methods is that the inner core board is punched with an automatic optical punching machine in advance, and then these two round holes are used for positioning to realize the positioning of core boards with different layers. purpose of overlay. [...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H05K3/46
Inventor 魏长文
Owner 深圳玛斯兰电路科技实业发展有限公司
Features
  • R&D
  • Intellectual Property
  • Life Sciences
  • Materials
  • Tech Scout
Why Patsnap Eureka
  • Unparalleled Data Quality
  • Higher Quality Content
  • 60% Fewer Hallucinations
Social media
Patsnap Eureka Blog
Learn More