Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Thin film transistor and pixel structure and its manufacture method

A technology of pixel structure and manufacturing method, which is applied in semiconductor/solid-state device manufacturing, electric solid-state devices, semiconductor devices, etc., and can solve problems such as complex process, inability to reduce production cost and output rate, and inability to meet users

Inactive Publication Date: 2007-10-24
AU OPTRONICS CORP
View PDF0 Cites 3 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0004] Although the above-mentioned prior art can produce a pixel structure, the process is complicated and cannot reduce the production cost and increase the output rate. Therefore, the prior art cannot meet the needs of users in actual use.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Thin film transistor and pixel structure and its manufacture method
  • Thin film transistor and pixel structure and its manufacture method
  • Thin film transistor and pixel structure and its manufacture method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0043] In order to enable your reviewer to have a further understanding and understanding of the structural features and the achieved effects of the present invention, a preferred embodiment and matching icons are provided for illustration.

[0044] Please refer to FIG. 1, FIG. 2A and FIG. 2B, which are respectively a schematic diagram of the manufacturing process of the pixel structure of the present invention, a schematic cross-sectional structure diagram of step S10 of the present invention, and a top view structure diagram of step S10 of the present invention. As shown in the figure: the present invention provides a thin film transistor and a pixel structure and a manufacturing method thereof. The manufacturing method of the pixel structure is to first perform step S10 to provide a light-transmitting substrate 10, and the material of the light-transmitting substrate 10 includes glass, quartz Or plastic, but depending on the design requirements, the transparent substrate 10 can...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The disclosed preparation method for TFT comprises: forming a semi-conductor layer including an active area and a memory capacitance area on a transparent substrate, forming a source and drain on the semi-conductor layer; forming an isolation layer on all of the source, drain and semi-conductor layer, then forming grid and capacitance electrode on the corresponding areas of the active and memory area respectively; and in turns forming a dielectric and screening layers; etching an opening on the screening layer to obtain a contact window, finally, forming a conductive layer on the screening layer. This invention can increase storage capacity and reduces no the opening rate.

Description

Technical field [0001] The present invention relates to a thin film transistor and a pixel structure, and a manufacturing method of the pixel structure. Background technique [0002] Generally, for the production process of PMOS transistors, a mask must be used to define the P+ and P- regions in the photolithography process, and the general P-type transistor production includes forming a polysilicon layer, and the mask is used to define the P+ and P- regions. , And then sequentially form an insulating layer, a gate, and a dielectric layer, forming a contact window in the dielectric layer, a source electrode, a drain electrode and an organic layer, and forming another contact window in the organic layer. Layer, forming a conductive layer on the organic layer and electrically connected to the drain electrode through another contact window. In this way, six masks are required to form a photolithography process as a whole, which will increase the difficulty and complexity of the proc...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H01L27/12H01L23/522H01L21/84H01L21/768G02F1/1362G02F1/1343
Inventor 颜士益郑逸圣
Owner AU OPTRONICS CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products