Method and device for decreasing offset voltage of Hall integrated circuit

An offset voltage, integrated circuit technology, applied in circuits, electrical components, electro-solid devices, etc., can solve problems such as unpredictable and control offset voltage, and achieve good consistency, small Hall output voltage offset, and good matching. Effect
CN101290946AInactive Publication Date: 2008-10-22WUXI POWERSILICON TECH

Patent Information

Authority / Receiving Office
CN · China
Current Assignee / Owner
WUXI POWERSILICON TECH
Publication Date
2008-10-22
Estimated Expiration
Not applicable · inactive patent

Smart Images

  • Figure 1
    Figure 1
  • Figure 2
    Figure 2
  • Figure 3
    Figure 3
Patent Text Reader

Abstract

The invention relates to a method for reducing the misalignment voltage of a hall integrated circuit. The method is as follows: a hall unit array is positioned on the central part of a chip and other circuit devices which serve hall units are arranged on the circumference of the hall unit array and in parallel connection with the hall units; the circumference of each hall unit is enclosed by an isolation belt and an epitaxial layer which are formed by heavy doping; involved devices comprise a semiconductor P type substrate and a light-dope semiconductor N type epitaxial layer which is grown on the semiconductor P type substrate; a heavy-dope semiconductor P type isolation belt is also arranged on the semiconductor N type epitaxial layer; and the isolation belt divides the semiconductor N type epitaxial layer into at least three isolated hall units which are centrally symmetrically arranged arrays. The method can make affection of stress, pressure and so on of the chip edge on the hall devices be consistent, make affection of other devices on the circumference of the hall units on the misalignment voltage of the hall units smaller, make affection of deviation of the manufacturing technique on the hall units be consistent, and have better matching property.
Need to check novelty before this filing date? Find Prior Art

Description

【Technical field】

[0001] The present invention relates to the improvement of semiconductor integrated circuits, especially Hall devices. More specifically, it relates to a layout design method and device for reducing the offset voltage of a Hall device integrated in an integrated circuit. 【Background technique】

[0002] Hall devices based on the principle of the Hall effect are mainly used as magnetic sensors. As we all know, the advantage of Hall devices made of silicon materials is that their manufacturing technology is compatible with microelectronic integrated circuit technology, and can be combined with various protection circuits (such as adjustment, compensation and protection circuits) and signal processing circuits (such as amplifiers, Schmitt trigger, band-pass filter and output circuit) etc. are integrated together to form various functional circuits, realizing mass production and greatly reducing production costs; output signals can be directly used by computers...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More