Chip on film packaging structure and chip on film packaging method
A chip-on-chip film and packaging structure technology, which is applied in the direction of electrical components, electrical solid devices, circuits, etc., can solve the problems of driving IC yield and reliability, and achieve the effect of increasing the folding resistance
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0039] see figure 2 , figure 2 A schematic diagram of a chip-on-film packaging structure 2 according to a specific embodiment of the present invention is shown. Such as figure 2 As shown, the chip-on-film packaging structure 2 is used to package the chip 3 on the flexible substrate 20 , and the chip-on-film packaging structure 2 includes the flexible substrate 20 , the wiring layer 22 , the insulating layer 24 and the elastic layer 26 .
[0040] In this specific embodiment, the wire layer 22 may be disposed on the surface 200 of the flexible substrate 20 and includes a plurality of wires. Please note that the wire layer 22 may be composed of multiple wires in practical applications, and is not limited to its layered structure. The reason why the word "layer" is used for the wire layer 22 in this specific embodiment is to facilitate the explanation of the icon. The non-limiting wiring layer 22 is a layered structure. In addition, the insulating layer 24 is formed on the wir...
PUM
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com