64-bit floating-point multiply accumulator and method for processing flowing meter of floating-point operation thereof
Patent Information
- Authority / Receiving Office
- CN · China
- Current Assignee / Owner
- LOONGSON TECH CORP
- Publication Date
- 2010-04-07
Smart Images
Figure 1 Figure 2 Figure 3
Abstract
Description
technical field
[0001] The present invention relates to the technical field of microprocessors, in particular to a floating-point multiplication-add component design technology in the microprocessor, and in particular to a 64-bit floating-point multiplication-adder and a floating-point operation pipeline beat processing method thereof. Background technique
[0002] In order to achieve the high efficiency of floating-point calculation, a floating-point arithmetic unit floating-point multiply-adder is used in many microprocessors to realize continuous floating-point multiplication and addition. The floating-point multiply-adder performs (A×B)+C operation in one instruction, and there is only one rounding operation, thus improving the accuracy of the calculation. When the operand C in the multiplication and addition instruction is set to 0, the multiplication instruction is executed, and when the operand B is set to 1, the addition instruction is executed, so the floating-point...