64-bit floating-point multiply accumulator and method for processing flowing meter of floating-point operation thereof

A floating-point multiplication and addition technology, applied in electrical digital data processing, digital data processing components, instruments, etc., can solve problems such as increased area overhead, FAR path delay bottleneck, and complexity of path division, reducing time The effect of prolonging and reducing area overhead
CN101692202AActive Publication Date: 2010-04-07LOONGSON TECH CORP

Patent Information

Authority / Receiving Office
CN · China
Current Assignee / Owner
LOONGSON TECH CORP
Publication Date
2010-04-07

Smart Images

  • Figure 1
    Figure 1
  • Figure 2
    Figure 2
  • Figure 3
    Figure 3
Patent Text Reader

Abstract

The invention discloses a 64-bit floating-point multiply accumulator and a method for processing the flowing meter of floating-point operation thereof. A first index processing unit of the multiply accumulator is used for calculating the index difference in floating-point multiplication-addition and floating-point multiplication operations; a first symbol processing unit is used for judging the symbol of results of the floating-point multiplication-addition and floating-point multiplication operations and judging whether to conduct effective subtraction; a second index processing unit thereof is used for processing the index of operands when only the addition operations are conducted; a second symbol processing unit is used for processing the symbol of operands when only the addition operations are conducted; and an index and symbol selector thereof is used for selecting the results of the first index processing unit and the first symbol processing unit or selecting the results of the second index processing unit and the second symbol processing unit, and judging the index difference d, wherein if d is equal to 0,1, 2, or minus 1 and the valid subtraction is conducted, the operations are conducted through a CLOSE path, and if not, the operations are conducted through an FAR path, so as to reduce the time delay of the multiply accumulator.
Need to check novelty before this filing date? Find Prior Art

Description

technical field

[0001] The present invention relates to the technical field of microprocessors, in particular to a floating-point multiplication-add component design technology in the microprocessor, and in particular to a 64-bit floating-point multiplication-adder and a floating-point operation pipeline beat processing method thereof. Background technique

[0002] In order to achieve the high efficiency of floating-point calculation, a floating-point arithmetic unit floating-point multiply-adder is used in many microprocessors to realize continuous floating-point multiplication and addition. The floating-point multiply-adder performs (A×B)+C operation in one instruction, and there is only one rounding operation, thus improving the accuracy of the calculation. When the operand C in the multiplication and addition instruction is set to 0, the multiplication instruction is executed, and when the operand B is set to 1, the addition instruction is executed, so the floating-point...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More