Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Automatic correction circuit and method of capacitor

An automatic correction and capacitance technology, applied in the direction of electrical components, electrical signal transmission systems, networks using active components, etc., can solve the problems of dynamic nonlinear error expansion and correction errors of analog-to-digital converters

Active Publication Date: 2010-09-01
PROLIFIC TECH INC
View PDF0 Cites 16 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, in the calibration process, if the reference voltage is not accurate enough or has too much noise, it will cause calibration errors, which will enlarge the dynamic nonlinear error of the analog-to-digital converter

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Automatic correction circuit and method of capacitor
  • Automatic correction circuit and method of capacitor
  • Automatic correction circuit and method of capacitor

Examples

Experimental program
Comparison scheme
Effect test

no. 1 example

[0039] Please refer to figure 1 Shown is a schematic diagram of an automatic correction circuit for capacitance according to the first embodiment of the present invention. The automatic calibration circuit 100 of the first embodiment of the present invention includes a switch control circuit 110, a counting unit 120, a capacitor array 130, a reference capacitor 140, a switch group 150, a comparator 160 and a switch SW OP .

[0040] The above-mentioned capacitor array 130 also includes a target capacitor 132 and a compensation capacitor array 134 , wherein the compensation capacitor array 134 has a plurality of compensation capacitors (not shown), which can be used to connect the target capacitor 132 in parallel to adjust the capacitance value of the capacitor array 130 .

[0041] One end of the aforementioned reference capacitor 140 is coupled to the common end P 11 , the other end is coupled to the first input terminal P 1 ; One end of the target capacitor 132 is coupled t...

no. 2 example

[0059] image 3 For the progressive analog-to-digital converter according to the second embodiment of the present invention, the analog-to-digital converter 300 includes a shift register 322, an accumulation register 324, a switch control circuit 310, a switch group 350, a comparator 360, a reference capacitor C REF And capacitor arrays 331, 332. The shift register 322 and the accumulation register 324 are coupled between the switch control circuit 310 and the capacitor arrays 331 and 332, and the switch control circuit 310 is also coupled to the switch group 350 and the switch group 355 to control the switch. The switch bank 350 includes switches SW 31 、SW 32 、SW 33 , one end of which is respectively coupled to the first input end P 1 , the second input terminal P 2 with the third input P 3 , the other end is switchably coupled to the input voltage V IN , reference voltage V REF Or ground terminal GND. first input terminal P 1 , the second input terminal P 2 with...

no. 3 example

[0063] From another point of view, the present invention proposes a method for automatically calibrating capacitance, using multiple automatic calibrating procedures to reduce errors in the calibrating process, please refer to Figure 4 , Figure 4It is a flow chart of the method for automatically calibrating capacitance according to the third embodiment of the present invention. First, compare the capacitance values ​​of the capacitor array and the reference capacitor to output a set of parameter values ​​(step S410), and then adjust the parallel relationship between the compensation capacitor and the target capacitor according to the parameter values ​​to adjust the capacitance value of the capacitor array (step S420). Next, the above steps S410, S420 are repeatedly executed to generate multiple sets of parameter values ​​(step S430), and then the above parameter values ​​are accumulated and the average value of the above parameter values ​​is calculated to output a final pa...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to an automatic correction circuit and a method of a capacitor. The automatic correction circuit comprises a reference capacitor, a capacitor array, a correction circuit and a counting unit, wherein the capacitor array comprises a target capacitor and a plurality of comprehension capacitors. The invention corrects the capacitor array by utilizing an average parameter value generated by multiple corrections so that the capacitor array approaches to the reference capacitor. The invention decides the values of the comprehension capacitors to be connected in parallel to the target capacitor by utilizing the average value of multiple corrections so that errors caused by single correction can be avoided, and correction errors caused by a reference voltage error or noise can be reduced.

Description

technical field [0001] The invention relates to an automatic correction circuit and method of capacitance, in particular to an automatic correction circuit and method of capacitance which can reduce correction errors caused by reference voltage errors. Background technique [0002] A successive approximation type analog to digital converter (ADC) usually has a precise resistor array or capacitor array, and the resistors or capacitors are arranged in a binary-weighted manner. Taking the capacitor array as an example, except for the capacitor with the highest bit, the capacitance value of each capacitor will be 1 / 2 of that of the other capacitor, which decreases in order to form a capacitor array with binary weights. When the capacitance value is inaccurate, the dynamic nonlinearity (dynamical nonlinearity) error of the analog-to-digital converter will increase accordingly, resulting in conversion errors between analog and digital signals. [0003] In the integrated circuit m...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H03H11/00H03M1/38
Inventor 郭国仁张刚硕洪裕隆
Owner PROLIFIC TECH INC
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com