Semiconductor structure and forming method thereof
A semiconductor and side wall technology, applied in the direction of semiconductor devices, semiconductor/solid-state device manufacturing, transistors, etc., to achieve the effect of easy formation
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0036] Such as figure 2 As shown in FIG. 1 , it is a schematic diagram of a semiconductor structure with raised portions on the source / drain according to Embodiment 1 of the present invention. It should be noted that, in this embodiment, the CMOS structure is used as an example for description, but this embodiment and all the following embodiments are not limited to the CMOS structure, and other structures can also be applied to various embodiments of the present invention, which will not be repeated here. List them all. The semiconductor structure includes a substrate 1100, a gate 100 formed on the substrate 1100, and a source and a drain 200 formed in the substrate 1100 and located on both sides of the gate 100, and further comprising The lifting part 300 above the drain 200, the height of the lifting part 300 can be close to the height of the gate 200, in an embodiment of the present invention, the height of the lifting part 300 is slightly lower than the height of the ga...
Embodiment 2
[0038] Such as image 3As shown, it is a schematic diagram of a semiconductor structure with raised portions on the source / drain according to Embodiment 2 of the present invention. Different from Embodiment 1, in this embodiment, a groove is formed on the gate 100, and the groove is composed of the gate 100 and the first sidewall 400 higher than the gate 100, the second sidewall 500 and the third side wall 600, the height difference between the gate and the source / drain can be effectively reduced through the groove, and better stress characteristics can also be provided through the groove.
Embodiment 3
[0040] Such as Figure 4 As shown, it is a schematic diagram of a semiconductor structure with raised portions on the source / drain according to Embodiment 3 of the present invention. In this embodiment, on the basis of the second embodiment, a small sidewall is formed on the basis of the groove on the gate 100, specifically, a fourth sidewall is formed on the first sidewall 400 inside the groove. 700. In this embodiment, a fifth side wall 800 may be formed on the outside of the groove, on the third side wall 600 , and the fifth side wall 800 partly covers the metal silicide layer 1000 on the lifting portion 300 . In one embodiment of the present invention, the fourth sidewall 700 and the fifth sidewall 800 include oxide. In this embodiment, the material of the fourth sidewall 700 and the fifth sidewall 800 is different from that of the deposited nitride for etching selectivity, so that the contact hole can be formed by a self-alignment process. In another embodiment of the ...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 