A SoC verification method and debugging tool for radio frequency signals

A radio frequency signal and verification method technology, applied in the field of single-chip system debugging and verification, can solve problems such as inability to approach verification results, interference, and inability to flexibly adjust electronic tuners and demodulators, so as to reduce development risks and improve efficiency. , The effect of convenient debugging work
CN102263983AInactive Publication Date: 2011-11-30HISENSE HIVIEW TECH CO LTD

Patent Information

Authority / Receiving Office
CN ยท China
Patent Type
Applications(China)
Current Assignee / Owner
HISENSE HIVIEW TECH CO LTD
Publication Date
2011-11-30
Estimated Expiration
Not applicable ยท inactive patent

Smart Images

  • Figure 1
    Figure 1
  • Figure 2
    Figure 2
  • Figure 3
    Figure 3
Patent Text Reader

Abstract

The invention discloses a SOC verification method and a debugging tool for radio frequency signals. First, a radio frequency demodulation module and an FPGA interface are used to construct a debugging tool; secondly, the debugging tool is connected to an FPGA verification platform of the SOC; then, the control The RF demodulation module on the debugging tool receives the RF signal and converts it into a CVBS signal or TS stream, and outputs it to the FPGA verification platform through the FPGA interface; the FPGA verification platform uses the received CVBS signal or the TS stream to debug the SOC system verify. The invention uses a specially designed debugging tool to verify the FPGA verification platform, thereby improving the efficiency of SOC chip development and verification in the early stage and ensuring the authenticity of the verification. In addition, the function modules on the debugging tool and the verification platform can also be debugged through the test interface reserved on the debugging tool, which facilitates the debugging work.
Need to check novelty before this filing date? Find Prior Art

Description

technical field

[0001] The invention belongs to the technical field of debugging and verification of a single-chip system, and in particular relates to a verification method and a debugging tool for a system single-chip SOC for radio frequency signals. Background technique

[0002] In the current TV receiving system, the video decoding main chip integrated with CPU is the core of the whole system. With the development of electronic design and manufacturing technology, integrated circuit design has developed from the integration of transistors to the integration of logic gates, and now to the integration of IP, that is, System-on-Chip (SOC) design technology. The use of SOC to design system circuits can effectively reduce the development cost of electronic / information system products, shorten the development cycle, and improve the competitiveness of products. Therefore, it is the most important product development method that will be generally adopted by the industry in the f...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More