Field programmable gate array (FPGA)-based hardware phase discrimination circuit
A phase detection and circuit technology, applied in the field of measurement, can solve problems such as the complexity of frequency multiplication circuits, and achieve the effects of simple structure, good stability, and simplified output
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0007] Such as figure 1 As shown, an FPGA-based hardware phase detection circuit, the input signal terminals PA and PB are respectively connected to the input terminal 1 of the NOT gate A1 and the input terminal 1 of the NOT gate A2, and the output terminal 2 of the NOT gate A1 is connected to the NAND gate The input terminal 2 of B1 and the output terminal 3 of the NAND gate B1 are respectively connected to the input terminal 1 of the NAND gate B3 and the setting terminal 3 of the D flip-flop C1, and the input terminal 1 of the D flip-flop C1 is connected to the clock input terminal 2 To the ground terminal GND, the output terminal 4 of the D flip-flop C1 is respectively connected to the input terminal 1 of the NOT gate A3 and the input terminal 2 of the NAND gate B3, and the output terminal 3 of the NAND gate B3 is connected to the set 1 of the D flip-flop C2 Terminal 3, the input terminal 1 and the clock input terminal 2 of the D flip-flop C2 are connected to the ground ter...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 