Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Delay time measurement circuit and delay time measurement method

A technology for delay time and measuring circuits, which is applied in the direction of electronic circuit testing, frequency measuring devices, and frequency-to-amplitude conversion. It can solve the problems of large occupied area and complicated circuit, and achieve simple structure, high accuracy, and small occupied area. Effect

Active Publication Date: 2012-06-27
SHANGHAI HUAHONG GRACE SEMICON MFG CORP
View PDF6 Cites 12 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0009] However, the circuit for measuring the delay time in the prior art is relatively complicated and occupies a relatively large area, such as: a signal generating source, two D flip-flops and an inverter are required

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Delay time measurement circuit and delay time measurement method
  • Delay time measurement circuit and delay time measurement method
  • Delay time measurement circuit and delay time measurement method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0034] In order to make the above objects, features and advantages of the present invention more comprehensible, specific implementations of the present invention will be described in detail below in conjunction with the accompanying drawings.

[0035] In the following description, many specific details are set forth in order to fully understand the present invention, but the present invention can also be implemented in other ways than those described here, so the present invention is not limited by the specific embodiments disclosed below.

[0036]As mentioned in the background section, the circuit for measuring delay time in the prior art is relatively complicated and occupies a large area. In addition, refer to figure 1 As shown, the two D flip-flops and one inverter will cause a certain delay time to the passed signal, thus reducing the accuracy of delay time measurement.

[0037] In view of the above-mentioned defects, the present invention provides a delay time measurin...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

Disclosed are a delay time measurement circuit and a delay time measurement method. The delay time measurement circuit is connected with a to-be-measured circuit and used for measuring delay time of the to-be-measured circuit, and comprises a signal generation source, a D-trigger and an AND gate circuit, wherein a first output end of the signal generation source is connected with a first input end of the AND gate circuit, a second output end of the signal generation source is connected with an input end of the to-be-measured circuit, an output end of the to-be-measured circuit is connected with a first input end of the D-trigger, a third output end of the signal generation source is coupled with a second input end of the D-trigger, and an output end of the D-trigger is connected with a second input end of the AND gate circuit. When the voltage of the output end of the AND gate circuit jumps to low level from high level, the signal time difference between the second output end and the third output end of the signal generation source is the delay time of the to-be-measured circuit. The delay time measurement circuit and the delay time measurement method can measure delay time of the to-be-measured circuit simply and accurately.

Description

technical field [0001] The invention relates to the technical field of integrated circuits, in particular to a delay time measurement circuit and a delay time measurement method. Background technique [0002] Delay time is a physical characteristic of the electronic device itself or wiring, and its meaning is the time required for a signal to pass through the electronic device or wiring. For example: In a logic circuit, the output and input terminals are not in the same phase of excitation and response. When the input terminal starts to have a voltage at zero seconds, the output terminal may have a voltage after 100 milliseconds. At this time, the delay time of the logic circuit is 100 milliseconds. Therefore, in integrated circuit design, it is necessary to measure the delay time of each electronic device, circuit or wiring. [0003] refer to figure 1 As shown, it shows a schematic structural diagram of a delay time measuring circuit in the prior art. The delay time mea...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G01R31/28G01R23/06
Inventor 曹云于明
Owner SHANGHAI HUAHONG GRACE SEMICON MFG CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products