Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Through hole processing method and through hole processing system for on-chip power supply network simulation

A technology of power supply network and processing method, which is applied in electrical digital data processing, special data processing applications, instruments, etc., can solve the problems of complex power supply network structure, affecting the convergence and stability of power supply network simulator, and difficulty in simulation methods, etc. To achieve the effect of improving convergence and stability

Inactive Publication Date: 2012-07-18
TSINGHUA UNIV
View PDF2 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, since the power supply network is not a regular grid-like topology structure, due to the existence of a large number of complex shapes such as IP modules in the circuit, the structure of the power supply network is complex, and there are many extreme cases, such as via resistance, etc. The introduction of these extreme cases will It leads to the ill-conditioned problem of the above-mentioned linear system, which affects the convergence and stability of the power supply network simulator, and brings certain difficulties to the simulation method

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Through hole processing method and through hole processing system for on-chip power supply network simulation
  • Through hole processing method and through hole processing system for on-chip power supply network simulation
  • Through hole processing method and through hole processing system for on-chip power supply network simulation

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0032] The invention proposes a method for adaptively processing through holes, under the condition of ensuring the solution accuracy, adaptively processes the number and position of through holes, updates the topological structure of the original circuit, thereby improving the convergence and stability of the problem to be solved . Specifically include the following:

[0033] 1. Matrix equation for power supply network simulation

[0034] According to the nodal analysis method to establish the system matrix equation, g ij Defines the conductance value between node i and node j, that is, g ij =g ji , so the coefficient matrix A has symmetry, and its diagonal elements where N i ={j|g ij ≠0} represents the set of nodes connected to node i, so matrix A is a sparse, symmetric, positive definite matrix.

[0035] like figure 2 As shown, the conductance of the upper metal trace is g 12 with g 23 , the conductance of the lower metal trace is g 45 with g 56 , the via cond...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a through hole processing method and a through hole processing system for on-chip power supply network simulation. The through hole processing method includes the steps: 1, calculating total current I total of an on-chip power supply network; 2, calculating the total number NUM (l-1) l of through holes from a first metal wiring layer to an I-1st metal wiring layer; 3, if I total / NUM (l-1) l X (rj) (l-1) l <=epsilon X mu, ignoring the jth through hole from the first metal wiring layer to the I-1st metal wiring layer, otherwise, retaining the jth through hole from the first metal wiring layer to the I-1st metal wiring layer; and 4, modifying a circuit topology graph after ignoring the through hole. The (rj) (l-1) l is a jth through hole resistor from the first metal wiring layer to the I-1st metal wiring layer, l refers to an positive integer, epsilon refers to solving accuracy, and mu refers to a multiplying factor. By the aid of the method and the system, through-hole processing can be self-adaptively realized according to the solving accuracy epsilon and the multiplying factor mu, circuit topology is updated by means of disjoint set technology, and a formed simulation matrix no longer has strong morbidity, so that astringency and stability of problems to be solved can be enhanced.

Description

technical field [0001] The invention relates to the field of integrated circuit design, in particular to a through-hole processing method and system for on-chip power supply network simulation. Background technique [0002] In VLSI design, each component must be able to get a normal power supply voltage. Efficient and accurate analysis methods of power supply network are of great significance to the design and optimization of power supply network. [0003] The power supply network can be regarded as a network composed of resistive branches formed by power supply metal traces and nodes formed by metal trace intersection through-holes. The static simulation analysis of the power supply network is aimed at such a purely resistive network model. The electrical characteristics of the entire network satisfy a series of linear equations, which can be formalized into matrix equations, and the linear system can be quickly obtained through advanced sparse linear system solution techn...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06F17/50
Inventor 周强蔡懿慈李佐渭杨建磊
Owner TSINGHUA UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products