Via Formation Method
A technology of electrode and film layer structure, applied in the direction of electrical components, semiconductor/solid-state device manufacturing, circuits, etc., can solve the problems of single process field and complex process parameter setting, so as to increase the process window, maintain stability, and expand line width Effect
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0029] The via hole forming method of this embodiment includes the following processes:
[0030] First, if figure 1 As shown, an etch stop layer 110 is formed on the substrate 100 by conventional processes such as plasma enhanced chemical vapor deposition (PECVD) or low pressure chemical vapor deposition (LPCVD), and the etch stop layer 110 may be Silicon nitride (Si 3 N 4 ), NDC and other single-layer films or composite films, the thickness is In this implementation, the etch stop layer 110 is silicon nitride with a thickness of Processes such as plasma-enhanced chemical vapor deposition (PECVD) and low-pressure chemical vapor deposition (LPCVD) are well known to those skilled in the art, and will not be repeated here.
[0031] Next, please continue to refer to figure 1 Form an interlayer dielectric layer 200 on the etch stop layer 110 by conventional processes such as plasma enhanced chemical vapor deposition (PECVD) or low pressure chemical vapor deposition (LPCVD), ...
Embodiment 2
[0039] The difference between this embodiment and Embodiment 1 is that, as in figure 1 In the entire etching process shown (that is, the etching process of DARC 210 and interlayer dielectric layer 200), the temperature of the lower electrode is dynamically adjusted, that is, the temperature is gradually increased (ramp), and the temperature of the lower electrode changes with time. Figure 4 shown. The main etching and over-etching are integrated into one etching process. In the initial stage of etching (equivalent to the original main etching step), the temperature rise is slower, and in the later stage of the etching process (equivalent to the original over-etching step), the temperature rise is slower. Fast, that is, the slope gradually increases during the whole process. In this embodiment, the optional range of the initial temperature is 15-25°C, preferably 20°C, and the optional range of the end temperature is 35-50°C, preferably 40°C, and the morphology of the through ...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 


