Unlock instant, AI-driven research and patent intelligence for your innovation.

Design method for digital analogy multiplex input/output (IO) pin structure

A technology of pin structure and design method, applied in special data processing applications, computing, electrical digital data processing, etc., can solve the problems of inability to reduce costs and increase chip area, shorten the design cycle, reduce product costs, and improve The effect of market competitiveness

Inactive Publication Date: 2012-12-12
SHANGHAI HUAHONG INTEGRATED CIRCUIT
View PDF2 Cites 8 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0006] As shown in Figure 1, in order to save expenses and reduce costs, the digital IO signal is connected to the digital IO module, the analog IO signal is connected to the analog IO module, and finally when packaging, the two modules are directly chip-bonded One pin, so as to achieve the purpose of digital-analog multiplexing, but the result will greatly increase the chip area, especially for those general-purpose chip products with multiple-mode IO pins, the cost of the product cannot be reduced

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Design method for digital analogy multiplex input/output (IO) pin structure
  • Design method for digital analogy multiplex input/output (IO) pin structure
  • Design method for digital analogy multiplex input/output (IO) pin structure

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0026] Such as image 3 As shown, one end of the general digital IO pin unit is a through hole connected to the chip binding area, and the other end is connected to the IO signal of the internal digital circuit module. The digital IO pin unit has two electrostatic discharge protection circuits, one is between the input and output signals and the power supply, and the other is between the input and output signals and the ground.

[0027] Such as Figure 4 As shown, when designing the front end of the chip, the analog IO signal line is directly connected to the chip binding area of ​​the digital IO pin unit and the assembly of the pin unit (metal layer through hole). The analog IO signals share the electrostatic discharge first-level protection circuit of the general digital IO pin unit. The electrostatic discharge secondary protection circuit of the general digital IO pin unit already exists in the general digital IO pin unit (made by the manufacturer). It is only necessary ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a design method for a digital analogy multiplex input / output (IO) pin structure. The method includes that a digital IO pin unit meeting product requirements is selected in a general digital IO pin unit base and has a static releasing protecting circuit. In chip front end design, a simulating IO signal line is connected with a chip binding connector of the digital IO pin unit, and a static releasing secondary protecting circuit of a simulating IO pin is designed according to use of simulating signals. A chip-level integration netlist is synthesized, a gate-level netlist is generated, layout wiring work is finished through an automatic layout wiring tool, and a layout wiring result is led into a layout design tool. The simulating IO signal line connected with the general digital IO pin unit is arranged according to chip binding types. Design rule checking and layout design principle pattern consistency checking are conducted on the pin structure. By means of the design method, a design period is short, product cost is reduced, and market competitiveness of products is improved.

Description

technical field [0001] The invention relates to the field of microcontroller communication, in particular to a design method for a digital-analog multiplexing IO pin structure. Background technique [0002] In order to reduce product design and manufacturing costs, product generalization becomes more and more important. In the microcontroller market, suppliers hope to provide different microcontroller chips to different customers in the shortest possible time. The current solution is to implement all basic functions in the same chip, and let customers choose which functions to enable. and which features to turn off. Nowadays, pin multiplexing technology is widely used in the field of general-purpose chip products, and customers can configure the pins to their desired functions through software. For example, a pin can be used not only as a GPIO (general-purpose input and output port), but also as a driver port of a liquid crystal display, and as a signal input port of an AD...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G06F17/50
Inventor 景蔚亮
Owner SHANGHAI HUAHONG INTEGRATED CIRCUIT
Features
  • R&D
  • Intellectual Property
  • Life Sciences
  • Materials
  • Tech Scout
Why Patsnap Eureka
  • Unparalleled Data Quality
  • Higher Quality Content
  • 60% Fewer Hallucinations
Social media
Patsnap Eureka Blog
Learn More