Method of structuring multiport asynchronous storage module

Abstract

The invention discloses a method of structuring a multiport asynchronous storage module and relates to buffer storage and interchange of multichannel parallel data in the process of data interchange and processing. The method of structuring the multiport asynchronous storage module aims at solving the problem that in the process of design of a current semi-custom integrated circuit, a used storer of a technological library just has two types of single ports or double ports and can not meet certain situations of high data throughput rates. An addressing manner of address decoding control partitioning reading and writing is adopted by a plurality of double-port type storers in the technological library to structure the multiport asynchronous storage module, so that the aim that a simple port storage module is structured to the multiport storage module is achieved, and the requirement for the high data throughput rates is reached. The method of structuring the multiport asynchronous storage module has the advantages of flexibly expanding capacity and available access ports of the storer according to design requirements, reducing design difficulty, and shortening development time. Relative to a full-custom multiport storer, the method of structuring the multiport asynchronous storage module has the advantages of being good in flexible performance, high in reliability, small in design risk and the like.

Description

technical field [0001] The invention relates to a method for constructing a multi-port asynchronous storage module in integrated circuit design, which is especially suitable for high data throughput data exchange and data processing applications, and realizes storage and access control of multi-channel data. Background technique [0002] In high-speed parallel data exchange and processing systems, with the increase of data exchange volume and information processing tasks, the requirements for data transmission are getting higher and higher. If there is no storage module that supports high-speed parallelism in the circuit, it will easily cause bottleneck congestion during data exchange, thereby affecting the data processing capability of the entire system. In integrated circuit design, because only simple single-port or dual-port memory is provided in the process library, it cannot meet the designer's demand for asynchronous multi-single-port memory. The general solution is t...

AI Technical Summary

Problems solved by technology

If there is no storage module that supports high-speed parallelism in the circuit, it will easily cause bottleneck congestion during data exchange, thus affecting the data processing capability of the entire system

In integrated circuit design, because only simple single-port or dual-port memory is provided in the process library, it cannot meet the designer's demand for asynchronous multi-single-port memory. The general solution is to change the logic design and sacrifice design performance or adopt a full customization method. Implement multiport memory

Images