Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Transistor and forming method thereof

A transistor and graphics technology, applied in semiconductor devices, semiconductor/solid-state device manufacturing, electrical components, etc., can solve the problems of high junction capacitance and junction current, unsatisfactory transistor performance, etc., and achieve the effect of reducing junction capacitance and increasing thickness

Inactive Publication Date: 2013-03-06
SEMICON MFG INT (SHANGHAI) CORP
View PDF7 Cites 1 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0008] In practice, it is found that the junction capacitance and junction current between the source / drain region and the substrate of the transistor formed by the existing method are relatively high, and the performance of the transistor is not ideal

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Transistor and forming method thereof
  • Transistor and forming method thereof
  • Transistor and forming method thereof

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0028] In the following description, numerous specific details are set forth in order to provide a thorough understanding of the present invention. However, the present invention can be implemented in many other ways different from those described here, and those skilled in the art can make similar extensions without violating the connotation of the present invention, so the present invention is not limited by the specific implementations disclosed below.

[0029] Secondly, the present invention is described in detail by means of schematic diagrams. When describing the embodiments of the present invention in detail, for convenience of explanation, the schematic diagrams are only examples, which should not limit the protection scope of the present invention.

[0030] In order to solve the problems in the prior art, the present invention provides a method for forming a transistor, comprising: providing a substrate; embedding a dielectric strip parallel to the surface of the subst...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a transistor and a forming method thereof. The forming method includes: providing a substrate; embedding dielectric strips parallel into the surface of the substrate in the substrate; and forming doped regions on the dielectric strips. The transistor comprises the substrate, a gate structure, the doped regions and the dielectric strips, wherein the gate structure is positioned on the substrate, the doped regions are formed in the substrate and positioned on two sides of the gate structure, and the dielectric strips are positioned at positions of interfaces of the doped regions and the substrate and are parallel to the surface of the substrate. By the transistor and the method, junction capacitance among the doped regions and the substrate can be reduced, and performance of the transistor is improved.

Description

technical field [0001] The present invention relates to the technical field of semiconductors, and more specifically, the present invention relates to a transistor and a forming method thereof. Background technique [0002] Metal-oxide-semiconductor (MOS) transistors are the most basic devices in semiconductor manufacturing. They are widely used in various integrated circuits. According to the main carrier and the type of doping during manufacturing, they are divided into NMOS and PMOS transistors. [0003] The prior art provides a method for forming a transistor. Please refer to Figure 1 to Figure 3 , is a schematic cross-sectional structure diagram of a method for forming a transistor in the prior art. [0004] Please refer to figure 1 , provide a substrate 01, perform ion implantation on the substrate 01, and perform heat treatment on it to form a well region 001; perform ion implantation on the substrate 01 to form an ion region 002, and the ion region 002 is located...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H01L21/336H01L21/311H01L29/78H01L29/06
Inventor 赵猛
Owner SEMICON MFG INT (SHANGHAI) CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products