Unlock instant, AI-driven research and patent intelligence for your innovation.

Method for making polycrystalline silicon gate

A polysilicon gate and polysilicon layer technology, which is applied in semiconductor/solid-state device manufacturing, electrical components, semiconductor devices, etc., can solve the problem of inconsistency between the upper and bottom widths of polysilicon gates, etc.

Inactive Publication Date: 2014-03-19
SHANGHAI HUALI MICROELECTRONICS CORP
View PDF4 Cites 4 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0010] In order to overcome the above problems, the present invention aims to provide a polysilicon gate manufacturing method to solve the problem of inconsistency in the width of the upper part and the bottom of the polysilicon gate caused by the traditional polysilicon oxidation process, that is, to achieve the purpose of improving the shape of the polysilicon gate

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method for making polycrystalline silicon gate
  • Method for making polycrystalline silicon gate
  • Method for making polycrystalline silicon gate

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0031] Embodiments embodying the features and advantages of the present invention will be described in detail in the following description. It should be understood that the invention can have various changes in different examples without departing from the scope of the invention, and that the descriptions and illustrations therein are illustrative in nature rather than limiting the invention.

[0032] The following is attached Figure 2-8 , the process method for fabricating a polysilicon gate of the present invention will be further described in detail through specific embodiments. It should be noted that the drawings are all in a very simplified form, using imprecise scales, and are only used to facilitate and clearly achieve the purpose of assisting in describing the embodiments of the present invention.

[0033] As previously mentioned, due to the conventional process for making polysilicon gates, a dense oxide layer is formed on the surface of polysilicon gates through a...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides a method for making a polycrystalline silicon gate. The method comprises the following steps: growing a gate oxidation dielectric layer on a substrate on which a PWELL and / or a NWELL are / is formed and growing a polycrystalline silicon layer on the gate oxidation dielectric layer; carrying out a surface doping process on the polycrystalline silicon layer through an ion implantation method, wherein N-type doping impurity is implanted in an NMOS device and P-type doping impurity is implanted in a PMOS device; adopting a polycrystalline silicon etching process to form a polycrystalline silicon gate on the doped polycrystalline silicon layer; and adopting an atomic oxygen oxidation process to oxidize the polycrystalline silicon gate and forming a compact oxidation layer on the surface of the polycrystalline silicon gate. Therefore, the atomic oxygen oxidation process is adopted to eliminate the effect of inconsistent oxidation rate of the polycrystalline silicon gate due to the doping process and solve the problem that the upper part and the bottom part of the polycrystalline silicon gate are inconsistent in width due to a traditional polycrystalline silicon oxidation process so as to achieve the purpose of improving the shape of the polycrystalline silicon gate.

Description

technical field [0001] The invention relates to the field of semiconductor manufacturing, in particular to a polysilicon gate manufacturing method for improving the shape of the polysilicon gate. Background technique [0002] Complementary Metal Oxide Semiconductor (CMOS for short) usually refers to a low power consumption device of a complementary MOS integrated circuit composed of (PMOS transistor and NMOS transistor). In the development process of CMOS semiconductor device manufacturing process, the polysilicon gate process technology can continue to the 32 / 28nm process technology node. With the further shrinking of device size and the further improvement of device performance, new technologies of high dielectric constant dielectric and metal gate are introduced into the semiconductor manufacturing process. At present, the more popular polysilicon gate process technology flow is as follows: figure 1 shown. [0003] see figure 1 , a process method for making a polysili...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H01L21/28H01L21/336
CPCH01L21/28035H01L21/28525
Inventor 李志伟邱裕明
Owner SHANGHAI HUALI MICROELECTRONICS CORP