Two-dimensional extendable cascade structure for multiplexer
A technology of multiplexer and cascade structure, which is applied in the direction of logic circuits using basic logic circuit components, logic circuits using specific components, etc., and can solve problems such as slow speed, strict timing constraints, and increased design complexity , to achieve the effect of reducing the burden and increasing the carry speed
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0033] The present invention will be further described below in conjunction with specific drawings and embodiments.
[0034] A four-input look-up table LUT4 (Look-up Table, LUT for short) can realize a 2:1 (two-bit input and one output) multiplexer MUX at most, and the multiplexer is realized by the look-up table structure The basic principle can be briefly described as follows. Table 1 is a truth table for a LUT4 to implement a 2:1 MUX, where A, B, and C are three of the four input control signals in the lookup table LUT4, which can be seen from the truth table , When C=0, Y=A; when C=1, Y=B, a 2:1 MUX is realized, where C is the selection signal, A and B are input signals, and the value in Y is searched The static address SRAM value of the table is configured, and a 2:1 MUX is realized by the method of look-up table.
[0035] In the same way, for a six-input look-up table LUT6, two of the signals can be used as selection signals, and the remaining four signals can be used as inp...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 


