Cascade Structure of Two-Dimensional Scalable Multiplexers
A technology of multiplexer and cascade structure, which is applied in the direction of logic circuits using basic logic circuit components and logic circuits using specific components, etc., which can solve the problems of slow speed, strict timing constraints, and increased layout and routing program burden, etc. problems, to achieve the effect of increasing the carry speed and reducing the burden
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0030] The present invention will be further described below in conjunction with specific drawings and embodiments.
[0031] A four-input look-up table LUT4 (Look-up Table, referred to as LUT), can realize a maximum of 2:1 (two-bit input and one output) multiplexer MUX, and use the look-up table structure to realize the multiplexer The basic principle of LUT4 can be briefly described as follows. Table 1 is a truth table for a LUT4 to implement a 2:1 MUX, where A, B, and C are three of the four input control signals in the lookup table LUT4. It can be seen from the truth table , when C=0, Y=A; when C=1, Y=B, that is, a 2:1 MUX is realized, where C is used as the selection signal, A and B are used as the input signal, and the value in Y is searched The static address SRAM value of the table is configured, and a 2:1 MUX is realized by the method of lookup table.
[0032] In the same way, for a six-input look-up table LUT6, two of the signals can be used as selection signals, and...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 


