Unlock instant, AI-driven research and patent intelligence for your innovation.

Cascade Structure of Two-Dimensional Scalable Multiplexers

A technology of multiplexer and cascade structure, which is applied in the direction of logic circuits using basic logic circuit components and logic circuits using specific components, etc., which can solve the problems of slow speed, strict timing constraints, and increased layout and routing program burden, etc. problems, to achieve the effect of increasing the carry speed and reducing the burden

Active Publication Date: 2017-07-07
WUXI ESIONTECH CO LTD
View PDF7 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

As the function of the application system increases and the scale increases, the data flow and the number of bits that need to be processed increase accordingly. The basic module with 16-bit input can no longer meet the needs of the application. However, the realization of a larger data flow requires the use of the switch matrix. The cascading of local traces not only occupies peripheral trace resources and increases the burden of layout and routing procedures, but also slows down the speed, requires strict timing constraints, and increases the complexity of the design.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Cascade Structure of Two-Dimensional Scalable Multiplexers
  • Cascade Structure of Two-Dimensional Scalable Multiplexers
  • Cascade Structure of Two-Dimensional Scalable Multiplexers

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0030] The present invention will be further described below in conjunction with specific drawings and embodiments.

[0031] A four-input look-up table LUT4 (Look-up Table, referred to as LUT), can realize a maximum of 2:1 (two-bit input and one output) multiplexer MUX, and use the look-up table structure to realize the multiplexer The basic principle of LUT4 can be briefly described as follows. Table 1 is a truth table for a LUT4 to implement a 2:1 MUX, where A, B, and C are three of the four input control signals in the lookup table LUT4. It can be seen from the truth table , when C=0, Y=A; when C=1, Y=B, that is, a 2:1 MUX is realized, where C is used as the selection signal, A and B are used as the input signal, and the value in Y is searched The static address SRAM value of the table is configured, and a 2:1 MUX is realized by the method of lookup table.

[0032] In the same way, for a six-input look-up table LUT6, two of the signals can be used as selection signals, and...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The present invention proposes a two-dimensional expandable multiplexer cascade structure, which can select different expansion modes for configuration according to the user's application requirements, and quickly realize 32-bit and 64-bit multiplexers. Among them, there are two types of expansion methods. High-speed configuration expansion can realize a 64-bit input multiplexer; data flow configuration expansion can realize wide-input multiplexer and logic application of data flow at the same time. The present invention provides users with a multiplexer structure with a basic module width of 32 bits and 64 bits. Since the connection between the functional function group and the functional function group is a direct cascade structure, there is no need for interconnection through the layout and wiring of the switch matrix. Resources can not only increase the carry speed, but also make full use of routing resources when configuring more complex logic functions, effectively reducing the burden of placement and routing programs.

Description

technical field [0001] The invention relates to a cascaded structure, in particular to a cascaded structure of two-dimensional scalable multiplexers, belonging to the technical field of programmable logic devices. Background technique [0002] Programmable logic devices have short development cycle, low cost, low risk, high integration, high flexibility, and easy maintenance and upgrade of electronic systems. Therefore, they have become the mainstream of digital chips and are widely used in communication, control, video, Information processing, consumer electronics, Internet, automobiles, aerospace and many other fields. [0003] As the most basic application of programmable logic devices, a multiplexer (MUX for short) is the most basic component in logic design. Almost all combinational logic is inseparable from a multiplexer, which can realize encoders, Decoders, comparators, combinational logic functions of various wide inputs, and logic extensions of adders and multipli...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H03K19/177
Inventor 冯盛刘彤霍杰万清
Owner WUXI ESIONTECH CO LTD