Unlock instant, AI-driven research and patent intelligence for your innovation.

Semiconductor device and forming method thereof

A semiconductor and device technology, applied in the field of semiconductor devices and their formation, can solve problems such as poor transistor performance, and achieve the effect of ensuring electrical isolation performance and improving electrical performance

Active Publication Date: 2014-09-24
SEMICON MFG INT (SHANGHAI) CORP
View PDF9 Cites 5 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0012] The problem solved by the present invention is that transistors manufactured using prior art methods of forming protruding source and drain electrodes have poor performance

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Semiconductor device and forming method thereof
  • Semiconductor device and forming method thereof
  • Semiconductor device and forming method thereof

Examples

Experimental program
Comparison scheme
Effect test

no. 1 example

[0065] refer to Figure 8 , and combined with the reference Figure 7 , performing step S71, providing a semiconductor substrate 300, an isolation structure 303 is formed in the semiconductor substrate 300, and the isolation structure 303 separates the semiconductor substrate 300 into a first active region I and a second active region II, wherein , the types of the first active region I and the second active region II are opposite. In this embodiment, the first active region I is defined as a P-type active region, and the second active region II is defined as an N-type active region.

[0066] In a specific embodiment, the semiconductor substrate 300 is a silicon substrate, a germanium substrate, a silicon nitride substrate, or a silicon-on-insulator substrate, etc.; or it may also include other materials, such as gallium arsenide and other III-V Family compounds. Those skilled in the art can select the type of the semiconductor substrate 300 according to the semiconductor d...

no. 2 example

[0090] refer to Figure 7 , to execute step S71 and step S72, correspondingly refer to the execution of step S71 and step S72 in the first embodiment, and the specific process, structure and structure position are the same.

[0091] refer to Figure 19 , and combined with the reference Figure 7 , step S73 is executed to form a first capping layer 505 covering the substrate 500 , the first gate 501 and the second gate 502 . In this implementation, the first semiconductor material formed in the substrate 500 on both sides of the first gate 501 is carbon silicon, and the first cap layer 505 includes a silicon nitride layer 551, silicon oxide on the silicon nitride layer 551 Layer 552. Optionally, before forming the first cap layer 505, a thinner silicon oxide layer 506 is formed to cover the first active region I and the second active region II. The thinner silicon oxide layer 506 provides a good buffer surface for depositing the silicon nitride layer 551 , for details, plea...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides a semiconductor device and a forming method thereof, wherein the forming method of the semiconductor device comprises the steps of: forming an isolating structure in a substrate; forming a first gate electrode and a second gate electrode; forming a first cap layer; patterning the first cap layer for forming a first side wall at the periphery of the first gate electrode; epitaxially growing a first semiconductor material which is higher than the surface of the substrate in the substrate at two sides of the first gate electrode, wherein first semiconductor material does not grow on the surface of the first side wall, and the isolating structure is not damaged in patterning the first cap layer; afterwards, forming a second cap layer; patterning the residual first cap layer and the second cap layer, and forming a second side wall at the periphery of the second gate electrode; epitaxially growing a second semiconductor material which is higher than the surface of the substrate in the substrate at two sides of the second gate electrode, wherein the second cap layer material ensures no growth of the second semiconductor material on the surface of the second side wall; and removing the residual second cap layer. The finally formed semiconductor device has better performance.

Description

technical field [0001] The invention relates to the technical field of semiconductors, in particular to a semiconductor device and a forming method thereof. Background technique [0002] In the prior art, in order to increase the stress of the channel region of the transistor, embedded silicon germanium (Embedded SiGe) technology is often used to introduce stress to improve the performance of the transistor. The US Patent Publication No. US7569443B2 published on August 4, 2009 discloses a method of improving the performance of PMOS transistors by using Embedded SiGe technology, that is, the region where the source and drain need to be formed is first A layer of silicon germanium (SiGe) is formed, followed by ion implantation to form the source and drain of the transistor. [0003] As the process node of semiconductor technology is reduced below 28nm, the existing technology adopts the technology of forming protruding source and drain, that is, the silicon germanium layer or...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H01L21/336H01L21/8238H01L29/08H01L29/78H01L27/092
CPCH01L21/823864H01L27/092H01L29/6653H01L29/7848
Inventor 傅丰华俞少峰
Owner SEMICON MFG INT (SHANGHAI) CORP