Wafer Defect Scanning Method
A defect scanning and wafer technology, applied in electrical components, circuits, semiconductor/solid-state device testing/measurement, etc., can solve problems affecting program accuracy and achieve the effect of improving sensitivity and increasing incident light intensity
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0017] In order to make the content of the present invention clearer and easier to understand, the content of the present invention will be further described below in conjunction with the accompanying drawings. Of course, the present invention is not limited to this specific embodiment, and general replacements known to those skilled in the art are also covered within the protection scope of the present invention.
[0018] Please refer to figure 1 and figure 2 , the wafer defect scanning method of the present invention comprises the following steps:
[0019] S1: Provide a wafer including a plurality of repeating dies.
[0020] S2: Define the storage area and non-storage area of each chip unit.
[0021] Generally speaking, a chip unit of a flash product includes a storage area, a logic operation area, and a dummy area. The logic operation area and blank area can be regarded as peripheral auxiliary operation circuits of the chip unit. There can be multiple storage areas....
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 

