Unlock instant, AI-driven research and patent intelligence for your innovation.

Wafer Defect Scanning Method

A defect scanning and wafer technology, applied in electrical components, circuits, semiconductor/solid-state device testing/measurement, etc., can solve problems affecting program accuracy and achieve the effect of improving sensitivity and increasing incident light intensity

Active Publication Date: 2017-10-17
SHANGHAI HUALI MICROELECTRONICS CORP
View PDF4 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0005] Since the scanning program in the prior art uses a single incident light to scan defects on the entire chip, the scanning machine can only scan defects in different regions of the chip at the same time with a moderate intensity of incident light. There are two main problems in the scanning process. First, it is difficult to realize accurate scanning of darker topographical features. Second, in order to increase the detection capability of repeated memory cells, increasing the intensity of incident light will inevitably cause a large number of interference signals to appear in the peripheral auxiliary computing circuit area, which will affect the program capture defects. the accuracy of

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Wafer Defect Scanning Method
  • Wafer Defect Scanning Method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0017] In order to make the content of the present invention clearer and easier to understand, the content of the present invention will be further described below in conjunction with the accompanying drawings. Of course, the present invention is not limited to this specific embodiment, and general replacements known to those skilled in the art are also covered within the protection scope of the present invention.

[0018] Please refer to figure 1 and figure 2 , the wafer defect scanning method of the present invention comprises the following steps:

[0019] S1: Provide a wafer including a plurality of repeating dies.

[0020] S2: Define the storage area and non-storage area of ​​each chip unit.

[0021] Generally speaking, a chip unit of a flash product includes a storage area, a logic operation area, and a dummy area. The logic operation area and blank area can be regarded as peripheral auxiliary operation circuits of the chip unit. There can be multiple storage areas....

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a wafer defect scanning method. The method comprises: providing a wafer comprising multiple repeated chip units, a storage area and a non-storage area which define each chip unit; dividing the storage area in each chip unit to a first scanning area, and dividing the non-storage area to a second scanning area; executing secondary defect scanning, scanning the first scanning area by use of incident light with first light intensity so as to obtain defects of the first scanning area, and scanning the second scanning area by use of incident light with second light intensity smaller than the first light intensity so as to obtain defects of the second scanning area; and merging the defects of the first scanning area with the defects of the second scanning area. The wafer defect scanning method can improve the defect capturing capability of the storage area.

Description

technical field [0001] The invention relates to the technical field of semiconductor manufacturing, in particular to a wafer defect scanning method. Background technique [0002] With the rapid development of semiconductor manufacturing technology, the line width of product devices is constantly decreasing, and defects will cause greater damage to product yield. Therefore, improving the ability to capture chip defects has become an important means to improve semiconductor yield. [0003] Flash (flash memory) chip is an important type of memory chip, which includes a large area of ​​repeated storage units, and peripheral auxiliary computing circuits. The storage unit of the Flash (flash memory) chip will use the smallest line width to improve the ability to store data per unit area, and the accompanying defects of the storage unit will have a great impact on the yield rate of the flash chip. Therefore, there is a need to efficiently capture the defects of repeated memory cel...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H01L21/66
CPCH01L22/12
Inventor 何理许向辉
Owner SHANGHAI HUALI MICROELECTRONICS CORP