Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Management method of mapping table caches in solid-state disk system

A cache management and mapping table technology, applied in the direction of preventing unauthorized use of memory, etc., can solve the problems of not fully exploiting the locality of load space, reducing cache space utilization, and large additional overhead for cache replacement, so as to improve space utilization , reduce storage space, and reduce overhead

Inactive Publication Date: 2014-11-26
HUAZHONG UNIV OF SCI & TECH
View PDF5 Cites 48 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

(3) The erasing times of the flash memory block are limited, that is, the service life of the flash memory is limited
[0007] The existing mapping table caching algorithm has the following obvious deficiencies: 1. The mapping table caching algorithm of DFTL and S-FTL fails to combine the read and write characteristics of solid state disk well when organizing the mapping entries in the mapping cache. 2. DFTL's mapping table caching algorithm does not fully exploit the spatial locality of the load, resulting in a low cache hit rate; 3. Each mapping page on the flash memory contains hundreds or thousands of mappings Entries, S-FTL's mapping table caching algorithm uses mapping pages as the caching unit, which will cause less accessed entries in the page to also reside in the cache, reducing the space utilization of the cache

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Management method of mapping table caches in solid-state disk system
  • Management method of mapping table caches in solid-state disk system
  • Management method of mapping table caches in solid-state disk system

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0047] In order to make the object, technical solution and advantages of the present invention clearer, the present invention will be further described in detail below in conjunction with the accompanying drawings and embodiments. It should be understood that the specific embodiments described here are only used to explain the present invention, not to limit the present invention. In addition, the technical features involved in the various embodiments of the present invention described below can be combined with each other as long as they do not constitute a conflict with each other.

[0048] The mapping table cache management method in the solid state disk system of the present invention is as attached image 3 As shown, the flash translation layer FTL adopts a page-level mapping algorithm, and a logical page can be mapped to any physical page, and this mapping relationship is recorded in the page mapping table. The blocks on the flash memory are divided into two types. The ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a management method of mapping table caches in a solid-state disk system. For a solid-state disk with page mapping tables stored on a flash memory, a two-stage chain type organizational structure is adopted in the method, and mapping entries belonging to the same mapping page in the caches are organized together. When dirty entries in the caches need to be replaced, replaced dirty entries and other dirty entries belonging to the same mapping page with the replaced dirty entries are updated and returned to the page mapping tables of the flash memory through a batch updating method, and therefore extra overhead caused by cache replacement is greatly reduced; when the caches are not hit, a dynamic pre-fetching technology is used, the pre-fetching length is determined according to loading overhead, replacement cost and the continuous precursor number of historical access, the hit rate of the caches is increased, and extra overhead caused by cache loading is reduced. The performance of the solid-state disk is improved through batch updating and the dynamic pre-fetching technology, and the service life of the solid-state disk is prolonged.

Description

technical field [0001] The invention belongs to the technical field of solid-state disk storage, and more specifically relates to a mapping table cache management method in a solid-state disk system. Background technique [0002] A flash-based solid state disk (Solid State Disk, SSD) has the advantages of high performance, anti-vibration, low power consumption, and the like. As people's demand for storage continues to increase, SSDs have gradually become an important part of computer storage systems. It has become an effective supplement to disk in many storage systems. At present, SSD has been widely used in various industries such as banking, finance, aviation, military, and communication, and has formed a global market worth tens of billions per year. [0003] At present, solid-state disks generally use NAND flash memory as the storage medium. The hierarchical structure of flash memory chips is shown in the attached figure 1 As shown, each chip is composed of multiple ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06F12/14
CPCG06F12/0246G06F2212/7201
Inventor 吴非谢长生李思思周游陈虎
Owner HUAZHONG UNIV OF SCI & TECH
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products