Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

SMT ((Surface Mount Technology) closed-loop integrated optimization system and optimization method thereof

An optimization method and optimization scheme technology, applied in manufacturing computing systems, instruments, data processing applications, etc., can solve problems such as unstable placement pressure, missing components, re-optimization, etc.

Active Publication Date: 2014-12-10
SOUTH CHINA UNIV OF TECH
View PDF2 Cites 13 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0005] When the placement machine is running, it is affected by factors such as the environment and mechanical wear, or due to factors such as unstable placement pressure and damage to the suction nozzle, which will lead to emergencies such as crooked chips and missing components. In order to ensure the placement quality , it is necessary to adjust the skewed film and subsidize the missing components in time, so it is necessary to make temporary adjustments to the current production plan, that is, there is a problem of re-optimization

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • SMT ((Surface Mount Technology) closed-loop integrated optimization system and optimization method thereof
  • SMT ((Surface Mount Technology) closed-loop integrated optimization system and optimization method thereof
  • SMT ((Surface Mount Technology) closed-loop integrated optimization system and optimization method thereof

Examples

Experimental program
Comparison scheme
Effect test

Embodiment

[0058] Such as figure 1 The typical SMT production process and equipment configuration are shown, mainly including 6 processes of PCB board incoming inspection, printing, mounting, welding, cleaning and unloading inspection, consisting of inspection equipment, printing equipment, placement machine, welding equipment , cleaning equipment, etc. to complete the PCB board printing, placement, welding, cleaning, and finished product testing process.

[0059] Such as figure 2 As shown, this embodiment discloses an SMT closed-loop integrated optimization system, including a data acquisition module, a placement machine performance evaluation module, an integrated optimization module and a database management module.

[0060] The data acquisition module of this embodiment directly collects the physical parameters during the placement operation of the placement machine and the placement quality parameters after production through the monitoring of the placement machine system; wherein...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses an SMT ((Surface Mount Technology) closed-loop integrated optimization system and an optimization method thereof. The SMT closed-loop integrated optimization system comprises a data acquisition module, a chip mounter performance evaluation module, an integrated optimization module and a database management module. The optimization method comprises the steps of: when an SMT production line is started, firstly obtaining performance indexes of the chip mounter and combining with PCB (Printed Circuit Board) information by the integrated optimization module to obtain a balanced optimization scheme; distributing the production plan through the balanced optimization scheme; at the same time, acquiring physical parameters in the mounting process of the chip mounter and the chip mounting quality parameters after the production are acquired in the running and producing process of the chip mounter of the SMT production line; obtaining performance indexes of the chip mounter and feeding back the performance indexes to the integrated optimization module to serve as the reference basis of selecting the chip mounter when the balanced optimization scheme is obtained after the next SMT production line is started. In addition, repeated optimization is carried out when a sudden event occurs. According to the invention, the performance of the chip mounter and the PCB information are considered in the optimization process, and the production efficiency and stability of the whole SMT production line are improved.

Description

technical field [0001] The present invention relates to the technical field of surface mount technology (Surface Mount Technology, SMT) combined with computer-aided management, in particular to an SMT closed-loop integrated optimization system and an optimization method thereof. Background technique [0002] SMT is an electronic assembly technology that directly and automatically mounts electronic components on a printed circuit board (Printed Circuit Board, PCB), and then uses solder to form a good mechanical and electrical connection between the components and the PCB. It is widely used in electronic manufacturing. Technology. The SMT production line is mainly composed of testing equipment, printing equipment, placement machines, welding equipment, cleaning equipment, etc. [0003] In recent years, the electronic assembly industry has developed rapidly. In order to meet market demand, many electronic manufacturing industries are paying more and more attention to the produ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G06Q10/06G06Q50/04H05K3/30
CPCY02P90/30
Inventor 位永恒罗家祥胡跃明
Owner SOUTH CHINA UNIV OF TECH
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products