On-chip network topology and routing algorithm of a multi-core cryptographic processor
An on-chip network and topology technology, which is applied to data exchange networks and key distribution, can solve the problems of poor comprehensive performance of on-chip network topology
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0045] The following will clearly and completely describe the technical solutions in the embodiments of the present invention with reference to the accompanying drawings in the embodiments of the present invention. Obviously, the described embodiments are only some, not all, embodiments of the present invention. Based on the embodiments of the present invention, all other embodiments obtained by persons of ordinary skill in the art without making creative efforts belong to the protection scope of the present invention.
[0046] The on-chip network topology structure of the multi-core cryptographic processor provided by the embodiment of the present invention is mainly realized by combining the 2D-Mesh network structure and the tree-shaped NoC network structure. And the tree-shaped NoC network structure is introduced.
[0047] 2D-Mesh network structure
[0048] 2D-Mesh network structure, also known as two-dimensional network structure, is currently the most widely used on-chip...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More - R&D
- Intellectual Property
- Life Sciences
- Materials
- Tech Scout
- Unparalleled Data Quality
- Higher Quality Content
- 60% Fewer Hallucinations
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2025 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com



