Check patentability & draft patents in minutes with Patsnap Eureka AI!

On-chip network topology and routing algorithm of a multi-core cryptographic processor

An on-chip network and topology technology, which is applied to data exchange networks and key distribution, can solve the problems of poor comprehensive performance of on-chip network topology

Active Publication Date: 2018-05-18
THE PLA INFORMATION ENG UNIV
View PDF2 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0005] In view of this, an embodiment of the present invention provides an on-chip network topology and routing algorithm of a multi-core cryptographic processor to solve the problem of poor overall performance of the existing multi-core cryptographic processor's on-chip network topology

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • On-chip network topology and routing algorithm of a multi-core cryptographic processor
  • On-chip network topology and routing algorithm of a multi-core cryptographic processor
  • On-chip network topology and routing algorithm of a multi-core cryptographic processor

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0045] The following will clearly and completely describe the technical solutions in the embodiments of the present invention with reference to the accompanying drawings in the embodiments of the present invention. Obviously, the described embodiments are only some, not all, embodiments of the present invention. Based on the embodiments of the present invention, all other embodiments obtained by persons of ordinary skill in the art without making creative efforts belong to the protection scope of the present invention.

[0046] The on-chip network topology structure of the multi-core cryptographic processor provided by the embodiment of the present invention is mainly realized by combining the 2D-Mesh network structure and the tree-shaped NoC network structure. And the tree-shaped NoC network structure is introduced.

[0047] 2D-Mesh network structure

[0048] 2D-Mesh network structure, also known as two-dimensional network structure, is currently the most widely used on-chip...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

An embodiment of the present invention provides an on-chip network topology and routing algorithm of a multi-core cryptographic processor, wherein the on-chip network topology includes: a plurality of tree-shaped processor groups, and routing units corresponding to the number of the plurality of tree-shaped processor groups ; Wherein, a routing unit corresponds to a tree-shaped processor group, and the tree-shaped processor groups are interconnected through corresponding routing units using a 2D-Mesh network structure; each tree-shaped processor group includes: a data distribution controller, a data output A controller and N cryptographic processors, where N is an integer greater than 1; the data distribution controller, data output controller and N cryptographic processors of each tree-shaped processor group, and the corresponding routing unit adopt a tree-shaped NoC network structure connect. The invention improves and optimizes the comprehensive performance of the on-chip network topology structure of the multi-core cryptographic processor.

Description

technical field [0001] The invention relates to the technical field of processors, and more specifically relates to an on-chip network topology and routing algorithm of a multi-core cryptographic processor. Background technique [0002] A multi-core cryptographic processor refers to a collection of cryptographic processors formed by the integration of multiple heterogeneous or isomorphic cryptographic processors; a multi-core cryptographic processor has the advantages of large communication bits, complex and diverse communication methods, and flexible and variable communication methods. It plays an important role in realizing more diverse, complex and high-speed cryptographic algorithms and information security protocols, so the development of multi-core cryptographic processors has attracted great attention. [0003] A key point to realize inter-core communication of multi-core cryptographic processors is the realization of the network-on-chip (NoC) structure. NoC is a new ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H04L9/08H04L12/70
Inventor 李伟戴乐育戴紫彬陈韬南龙梅马超冯晓刘军伟徐劲松杜怡然
Owner THE PLA INFORMATION ENG UNIV
Features
  • R&D
  • Intellectual Property
  • Life Sciences
  • Materials
  • Tech Scout
Why Patsnap Eureka
  • Unparalleled Data Quality
  • Higher Quality Content
  • 60% Fewer Hallucinations
Social media
Patsnap Eureka Blog
Learn More