Auxiliary erasing apparatus and method for NVM
A technology of erasing pages and erasing instructions, which is applied in the direction of instruments, electrical digital data processing, etc., and can solve the problems that the system bus does not know the end time of NVM, the erasing operation is complicated, and the efficiency is low
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0031] The present invention will be further described below in conjunction with the accompanying drawings and specific embodiments.
[0032] Such as figure 1 As shown, it is a schematic structural diagram of the first embodiment of the NVM auxiliary erasing device of the present invention. The device may specifically include: a setting module 11, a system bus suspending module 12 and a system bus restoring module 13, wherein the system bus suspending The module 12 is connected to the setting module 11 , and the system bus recovery module 13 is connected to the system bus suspending module 12 .
[0033] In this embodiment, the setting module 11 is used to receive the target erasing page address and the setting indication signal sent by the system bus, send the target erasing page address to the NVM controller, and set the erasing enabler according to the setting indication signal. Energy bit, specifically, the setting module 11 can send the target erasing page address to the ...
PUM
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com