Single-event reinforced FPGA configuration circuit with code stream error detection and error correction function

A single-particle reinforcement and configuration circuit technology, applied in the direction of using linear codes for error correction/detection, using block codes for error correction/detection, single error correction, etc., can solve interconnection line short circuit or open circuit, partial circuit function error, Circuit failure and other problems, to achieve the effect of strong flexibility and good application value

Active Publication Date: 2016-07-13
BEIJING MXTRONICS CORP +1
View PDF10 Cites 23 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0004] When the FPGA chip is used in the space radiation environment, the space high-energy particles passing through the FPGA will cause an instantaneous current on the circuit node, causing the configuration storage unit SRAM in the configuration memory array to undergo a single-event flip

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Single-event reinforced FPGA configuration circuit with code stream error detection and error correction function
  • Single-event reinforced FPGA configuration circuit with code stream error detection and error correction function
  • Single-event reinforced FPGA configuration circuit with code stream error detection and error correction function

Examples

Experimental program
Comparison scheme
Effect test

Example Embodiment

[0025] Aiming at the shortcomings of the prior art, the present invention overcomes the defects that the traditional FPGA configuration circuit can only detect errors generated during code stream transmission, cannot locate errors, and cannot correct errors, and proposes a code stream correction The single-event hardened FPGA configuration circuit with error detection function will be described in detail below with reference to the drawings.

[0026] Such as image 3 As shown, the configuration circuit of the present invention includes a general interface circuit, a JTAG interface circuit, a bus interface circuit, a configuration bus, a configuration register, a coding error correction circuit, a configuration state machine, and a configuration memory array. The bus interface circuit is connected to the configuration bus, one or Multiple external communication interface circuits (including JTAG interface circuits and general interface circuits), multiple configuration registers ar...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

A single-event reinforced FPGA configuration circuit with the code stream error detection and error correction function comprises a bus interface circuit, a configuration bus, configuration registers, a coding error correction circuit and a configuration memory array.The bus interface circuit analyzes a configuration bit code stream to obtain configuration register addresses and internal data and transmits the configuration register addresses and the internal data to the corresponding configuration registers through the configuration bus, the configuration registers carry out read-write, configuration and error correction operation according to internal instruction words, the coding error correction circuit generates check codes after receiving configuration data words, transmits the check codes to the configuration memory array, reads the configuration data words and the check codes and carries out error correction, and the configuration memory array loads the configuration data words and the corresponding check codes.According to the single-event reinforced FPGA configuration circuit with the code stream error detection and error correction function, by additionally arranging the coding error correction circuit, the configuration data words in the configuration memory array can be read after configuration is finished for error detection and error correction, the problem that a logical error is likely to be introduced in an SRAM type FPGA chip in a space radiation environment due to single-event upset is solved, and the application value is high.

Description

technical field [0001] The invention relates to an FPGA configuration circuit, in particular to a single-particle reinforced FPGA configuration circuit with a code stream error correction and detection function. Background technique [0002] Such as figure 1 The field programmable gate array FPGA structure is shown, the input and output ports (IOB) are located around the chip, the configurable logic module (CLB) is arranged in an array internally, and the block memory (BRAM) is interspersed in the configurable logic module (CLB) ), FPGA also includes configuration logic, configuration interface and other components, such as programmable interconnect structure and configuration memory array (CSRAM) throughout the entire FPGA chip, connecting various modules. [0003] The SRAM type FPGA chip does not have any logic functions before configuration, and the function configuration is completed by loading the configuration data specified by the user application into the internal c...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): G06F11/10H03M13/19
CPCG06F11/1012H03M13/19
Inventor 张彦龙陈雷林彦君孙华波赵元富张帆刘增荣方新嘉
Owner BEIJING MXTRONICS CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products