Controllable diode bootstrap adiabatic circuit and four-level inverter/buffer
An adiabatic circuit, diode technology, applied in logic circuits, electrical components, pulse technology and other directions, can solve the problems of large delay, increased circuit instability, large non-adiabatic power consumption, etc., to reduce delay and power consumption. , the effect of simple circuit structure
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0022] Embodiment 1: As shown in Figure 4(a) and Figure 4(b), a controllable diode bootstrap adiabatic circuit includes a first PMOS transistor P1, a second PMOS transistor P2, a first NMOS transistor N1, a second NMOS transistor N2, third NMOS transistor N3, fourth NMOS transistor N4, fifth NMOS transistor N5 and sixth NMOS transistor N6; the source of the first PMOS transistor P1, the source of the second PMOS transistor P2, the third NMOS transistor The drain of N3, the drain of the fourth NMOS transistor N4, the drain of the fifth NMOS transistor N5 and the drain of the sixth NMOS transistor N6 are connected, and the connection end is the clock end of the controllable diode bootstrap adiabatic circuit; the first The gate of the PMOS transistor P1, the drain of the second PMOS transistor P2, the source of the fourth NMOS transistor N4, the drain of the second NMOS transistor N2 and the gate of the sixth NMOS transistor N6 are connected, and the connection terminal is control...
Embodiment 2
[0023] Embodiment 2: As shown in Figure 4(a) and Figure 4(b), a controllable diode bootstrap adiabatic circuit includes a first PMOS transistor P1, a second PMOS transistor P2, a first NMOS transistor N1, a second NMOS transistor N2, third NMOS transistor N3, fourth NMOS transistor N4, fifth NMOS transistor N5 and sixth NMOS transistor N6; the source of the first PMOS transistor P1, the source of the second PMOS transistor P2, the third NMOS transistor The drain of N3, the drain of the fourth NMOS transistor N4, the drain of the fifth NMOS transistor N5 and the drain of the sixth NMOS transistor N6 are connected, and the connection end is the clock end of the controllable diode bootstrap adiabatic circuit; the first The gate of the PMOS transistor P1, the drain of the second PMOS transistor P2, the source of the fourth NMOS transistor N4, the drain of the second NMOS transistor N2 and the gate of the sixth NMOS transistor N6 are connected, and the connection terminal is control...
PUM
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com