Hybrid scheduling bus arbiter and arbitration method

A bus arbitration and hybrid scheduling technology, applied in instruments, electrical digital data processing, etc., can solve the problems of lack of priority scheduling, lack of comprehensive scheduling schemes, etc., to achieve the effect of increased application flexibility, less resource overhead, and simple circuit

Active Publication Date: 2017-06-13
SHANDONG NORMAL UNIV
View PDF5 Cites 12 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Patent "CN104158769A" "Scheduling method for fair round-robin output of switching system based on hardware" only inno

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Hybrid scheduling bus arbiter and arbitration method
  • Hybrid scheduling bus arbiter and arbitration method
  • Hybrid scheduling bus arbiter and arbitration method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0031] Embodiment 1: a kind of bus arbiter of hybrid scheduling, has round-robin scheduling module and fixed priority module; Round-robin scheduling module comprises a state register and round-robin scheduling state machine, and status register stores the request signal of each equipment, and round-robin scheduling state machine According to the round-robin scheduling order, the request signal of the current device is arbitrated and judged; the fixed priority module includes a register pile and a fixed priority state machine; the register pile processes the request signal of each device in the order from the most significant bit to the least significant bit Storage, the fixed priority state machine makes an arbitration decision on the request signal of the current device according to the fixed priority order.

[0032] The status register and the register stack are both readable and writable registers. Compared with the read-only register, the readable and writable register has ...

Embodiment 2

[0037] The present invention also proposes a bus arbitration method for hybrid scheduling, including:

[0038] When the round-robin scheduling module is enabled, the round-robin scheduling order is used to arbitrate and judge the request signal of the current device; when the fixed-priority module is enabled, the fixed-priority order is used to arbitrate and judge the request signal of the current device.

[0039] Such as figure 1 As shown, it is a timing diagram of a single handshake protocol; the arbitrator uses the "handshake protocol processing" module to realize the operations of 'bus request', 'bus response', 'work start', and 'bus release' to complete a single device and arbitration The handshake protocol of the device.

[0040]The arbiter judges the access order according to the fixed priority. The require 'request' signal comes from the first master device, and this signal is judged locally, and the handle control state machine is flipped from the reset state to the ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention discloses a hybrid scheduling bus arbiter and an arbitration method. A circuit implementation mechanism enabling multiple devices with fixed priority and round-robin scheduling to access a bus simultaneously is implemented. According to the technical scheme, the hybrid scheduling bus arbiter is provided with a round-robin scheduling module and a fixed priority module. The round-robin scheduling module comprises a state register and a round-robin scheduling state machine, the state register stores request signals of each device, and the round-robin scheduling state machine performs arbitration judgment on the request signals of the current device according to a round-robin scheduling sequence. The fixed priority module comprises a register pile and a fixed priority state machine; the register pile stores the request signals of each device according to the sequence from a high significant bit to a low significant bit, and the fixed priority state machine performs arbitration judgment on the request signals of the current device according to a fixed priority sequence.

Description

technical field [0001] The invention relates to a hybrid scheduling bus arbiter and an arbitration method. Background technique [0002] In SOC design, since the communication bus (address / data / command) between master and slave devices is multiplexed among multiple master devices, traditional methods are mostly designed at the software layer or system module level, lacking hardware architecture . [0003] The patent "CN102231142A" of "a multi-channel DMA controller with an arbiter" does not record the efficiency of the arbitration method. The patent "CN104158769A" "Scheduling method for fair round-robin output of switching system based on hardware" only innovates fair round-robin scheduling, but lacks priority scheduling, making the scheduling scheme lacking and incomplete. Contents of the invention [0004] In order to solve the deficiencies in the prior art, the present invention provides a bus arbiter for hybrid scheduling, the technical solution of which is; [0005...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): G06F13/366
Inventor 孙建辉李登旺陈泽源万金凤周勇杜伟
Owner SHANDONG NORMAL UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap