Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Assertion-Based Memory Controller Interface Timing Parameterized Verification System

A memory controller and verification system technology, applied in static memory, instruments, etc., can solve problems such as time-consuming, error-prone, and inability to guarantee the correctness of timing verification

Active Publication Date: 2019-11-19
BEIJING MXTRONICS CORP +1
View PDF8 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0004] The shortcomings of the above-mentioned existing methods are mainly manifested in: (1) time-consuming, it takes a lot of time to capture the waveform and confirm the timing
(2) Inaccurate, human factors cannot guarantee the correctness of timing verification, and it is easy to make mistakes

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Assertion-Based Memory Controller Interface Timing Parameterized Verification System

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0101] Below in conjunction with accompanying drawing and specific embodiment the present invention is described in further detail:

[0102] Such as figure 1 Shown is a schematic diagram of the verification system. It can be seen from the figure that the assertion-based memory controller interface timing parameterized verification system includes a configuration unit, a control unit, an assertion file library, assertion files required for verification, a memory controller to be verified, and a connection unit , Detection unit:

[0103] Configuration unit: manually enter configuration parameters, and transfer the configuration parameters to the assertion file library; where the configuration parameters include:

[0104] type_prom is whether to generate a prom type assertion;

[0105] type_sram is whether to generate sram type assertion;

[0106] type_sdram is whether to generate sdram type assertion;

[0107] bw_prom is the bit width of prom memory;

[0108] bw_sram is the...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides an assertion-based parameterization verification system of an interface time sequence of a storage controller and relates to the technical field of verification of integrated circuits. The system comprises a configuration unit, a control unit, an assertion document library, a storage controller to be verified and a detection unit, wherein the configuration unit is used for transmitting configuration parameters to the assertion document library; the control unit is used for transmitting control parameters to the assertion document library; the assertion document library is used for selecting assertion documents needed by verification according to values of the configuration parameters and the control parameters, verifying the needed assertion document, matching an interface signal time sequence with an interface signal time sequence requirement, generating matching information and transmitting the matching information to the detection unit; the storage controller to be verified is used for transmitting the interface signal time sequence to the assertion documents needed by verification and modifying the interface signal time sequence according to failure matching information; the detection unit is used for transmitting the failure matching information to the storage controller to be verified when detecting a matching failure signal. Through the assertion-based parameterization verification system of the interface time sequence of the storage controller, plenty of verification time can be reduced; the working difficulty is reduced; and the accuracy of the verification is improved.

Description

technical field [0001] The invention relates to the technical field of integrated circuit verification, in particular to an assertion-based memory controller interface sequence parameterized verification system. Background technique [0002] As SoC becomes more and more complex, the types of memory used and the complexity of access timing are also increasing, and the time and human resources required for simulation verification are also increasing, which can be completed within the limited project time The urgency of the verification task is increasing. [0003] The traditional verification method for memory timing verification is to capture the memory interface access waveform during the simulation process, and then ensure the correctness of the timing through manual confirmation. [0004] The shortcomings of the above-mentioned existing methods are mainly manifested in: (1) time-consuming, it takes a lot of time to capture the waveform and confirm the timing. (2) Inaccur...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): G11C29/56
CPCG11C29/56008
Inventor 张世远陈雷于立新彭和平庄伟
Owner BEIJING MXTRONICS CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com