Chip package and manufacturing method thereof
A technology for a chip package and a manufacturing method, which is applied in the manufacturing of semiconductor/solid-state devices, electric solid-state devices, semiconductor devices, etc., can solve the problem of limited range capability, contamination of image sensing area, and difficulty in wafer movement of ball grid arrays, etc. question
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0026] A number of embodiments of the present invention will be disclosed in the following figures. For the sake of clarity, many practical details will be described together in the following description. It should be understood, however, that these practical details should not be used to limit the invention. That is, in some embodiments of the present invention, these practical details are unnecessary. In addition, for the sake of simplifying the drawings, some known and commonly used structures and elements will be shown in a simple and schematic manner in the drawings.
[0027] figure 1 A cross-sectional view of a chip package 100a according to an embodiment of the present invention is shown. As shown in the figure, the chip package 100 a includes a chip 110 a , spacer elements 120 and height increasing elements 130 . Wherein, the chip 110 a has an image sensing area 112 and a first surface 114 and a second surface 116 opposite to each other. The image sensing area 112 ...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 


