A Wiring Method of Adder Supporting Pin Swapping

A wiring method and adder technology, applied in the direction of logic circuits using specific components, can solve the problems of reducing the success rate of wiring and increasing the complexity of wiring, so as to improve the bypassability, improve chip utilization, and save logic resources. Effect
CN107005240BActive Publication Date: 2020-08-14CAPITAL MICROELECTRONICS
6 Cites 0 Cited by

Patent Information

Authority / Receiving Office
CN ยท China
Patent Type
Patents(China)
Current Assignee / Owner
CAPITAL MICROELECTRONICS
Publication Date
2020-08-14

Smart Images

  • Figure 1
    Figure 1
  • Figure 2
    Figure 2
  • Figure 3
    Figure 3
Patent Text Reader

Abstract

An adder wiring method supporting pin swapping. The method comprises: locking a full adder, and determining that at least one input end in the full adder needs to receive an input signal (m) from the outside of a PLB; determining whether a first look-up table (LUT1) has an unused input end (F4); where the unused input end exists, switching the input signal (m) from the outside of the PLB to the unused input end (F4) of the first look-up table (LUT1); and connecting an output end (x) of the look-up table to at least one input end (a) of the full adder. According to the wiring method, a pin swapping technique is extended to a full adder based on a chip architecture of C1. By using the full adder, logical resources are saved, and the utilization rate of a chip is effectively improved. At the same time, with the aid of interchangeability of two input port pins of the full adder and unused input and output ports of a front end LUT, connectivity and fmax of the full adder are improved by means of the pin swapping technique, and the full adder can select a pathway for wiring, thereby expanding a solution space for wiring, and reducing the overall power consumption of the chip.
Need to check novelty before this filing date? Find Prior Art

Description

technical field

[0001] The invention relates to the technical field of integrated circuits, in particular to an adder wiring method supporting pin exchange. Background technique

[0002] Field-Programmable Gate Array (Field-Programmable Gate Array, FPGA) is a logic device with abundant hardware resources, powerful parallel processing capability and flexible reconfigurable capability. These features make FPGA more and more widely used in data processing, communication, network and many other fields.

[0003] As a basic operation, addition is widely used in various algorithms of digital signal processing and digital communication. Because the adder is used frequently, its speed often affects the operating rate of the entire system. Inside an FPGA, an adder is usually implemented by a carry chain. figure 1 It is a schematic diagram of the logical structure of the full adder in the prior art, such as figure 1 As shown, the full adder includes a look-up table LUT (Look-Up Tab...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More