Channel delay simulation device and method

A channel delay and simulation device technology, applied in the field of signal processing, can solve the problem of storage resource consumption, achieve the effects of less sampling data, high channel delay accuracy, and avoid the dependence of high sampling frequency

Inactive Publication Date: 2017-09-01
SHENZHEN ACAD OF AEROSPACE TECH
View PDF4 Cites 4 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0004] In view of this, the embodiment of the present invention provides a channel delay simulation device and method to solve the problem of massive consumption of storage resources caused by increasing the sampling frequency of the buffer to improve the channel delay accuracy in the prior art

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Channel delay simulation device and method
  • Channel delay simulation device and method
  • Channel delay simulation device and method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0061] see figure 1 , is a schematic block diagram of a channel delay simulation device provided by an embodiment of the present invention. The solid line arrows in the figure indicate the flow direction of data, and the dotted line segments indicate the process of control scheduling. The channel delay simulation device may include: a data input module 101 , a delay amount input module 102 , a control scheduling module 103 , a buffer interface module 104 , a buffer module 105 , a fractional delay filter 106 and an output module 107 .

[0062] Preferably, the channel delay simulation device can be implemented on FPGA, which is mainly used for channel delay simulation of navigation satellites.

[0063] The data input module 101 is used for receiving input data to be processed by channel delay.

[0064] The delay amount input module 102 is configured to receive the channel delay amount required by the input data.

[0065] The control scheduling module 103 is respectively connec...

Embodiment 2

[0102] see image 3 , is a schematic flowchart of a channel delay simulation method provided in an embodiment of the present invention, and the method may include:

[0103] Step S301, receiving input data to be subjected to channel delay processing;

[0104] Step S302, divide the channel delay required by the input data into a first delay and a second delay according to the period of the sampling clock, the first delay is the channel delay relative to An integer part of the period of the sampling clock, and the second delay amount is a fractional part of the channel delay amount relative to the period of the sampling clock;

[0105] Step S303, buffering the input data according to the first delay amount to obtain first delay data;

[0106] Step S304, using a fractional delay filter to process the first delay data according to the second delay amount to obtain second delay data;

[0107] Step S305, outputting the second delay data as a final result of channel delay processin...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention is applicable to the technical field of signal processing, and provides a channel delay simulation device and method. The channel delay simulation device comprises a data input module, a delay input module, a control scheduling module, a cache module, a cache interface module, a fractional delay filter and an output module; and the control scheduling module divides the channel delay into a first delay and a second delay according to the period of a sampling clock, wherein the first delay and the second delay are respectively an integer part and a fraction part of the channel delay relative to the period of the sampling clock, controls the cache interface module to write input data into the cache module for caching according to the first delay to obtain first delay data, and controls the fractional delay filter to process the first delay data according to the second delay to obtain second delay data. According to the channel delay simulation device provided by the invention, on the premise of maintaining the existing storage resources, higher channel delay accuracy can be achieved.

Description

technical field [0001] The invention belongs to the technical field of signal processing, and in particular relates to a channel delay simulation device and method. Background technique [0002] In the communication simulation system, it is usually necessary to simulate the channel delay. For example, in the satellite navigation signal simulation system, it is necessary to simulate the effect of the channel delay between the satellite and the user. The channel delay device is based on the original signal. To achieve the effect of delay by caching, the amount of delay can be adjusted by adjusting the depth of the cache. [0003] In the prior art, in order to improve the precision of the channel delay, it is often necessary to increase the frequency of the cached sampling clock. The higher the precision required, the higher the sampling frequency is required, and the amount of cached data is also continuously increasing, resulting in a large amount of storage resource consump...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Applications(China)
IPC IPC(8): H04B17/391
CPCH04B17/391H04B17/3912
Inventor 张宇罗嘉金
Owner SHENZHEN ACAD OF AEROSPACE TECH
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap