Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Method of forming semiconductor device

A semiconductor and device technology, applied in the field of semiconductor device formation, can solve problems such as performance to be improved, and achieve the effects of easy process control, reduced over-etching, and reduced etching loss.

Active Publication Date: 2020-11-27
SEMICON MFG INT (SHANGHAI) CORP +1
View PDF2 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0004] However, the performance of semiconductor devices formed by fin field effect transistors in the prior art needs to be improved

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method of forming semiconductor device
  • Method of forming semiconductor device
  • Method of forming semiconductor device

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0024] As mentioned in the background, the performance of semiconductor devices formed in the prior art needs to be improved.

[0025] A method for forming a semiconductor device includes: providing a semiconductor substrate having a fin and an isolation structure covering part of the sidewall of the fin; using a plasma chemical vapor deposition process to form Dummy gate dielectric material layer; forming a dummy gate electrode material layer on the dummy gate dielectric material layer; patterning the dummy gate electrode material layer and the dummy gate dielectric material layer to form the dummy gate dielectric layer and the dummy gate electrode on the dummy gate dielectric layer layer, the dummy gate dielectric layer covers the top surface and sidewall surface of part of the fin; an interlayer dielectric layer covering the sidewall of the dummy gate dielectric layer and the dummy gate electrode layer is formed on the semiconductor substrate and the fin; forming a layer Af...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

PropertyMeasurementUnit
thicknessaaaaaaaaaa
Login to View More

Abstract

The invention discloses a semiconductor device forming method. The method comprises steps: a semiconductor substrate is provided, wherein fin parts and an isolation structure are arranged on the semiconductor substrate, and the isolation structure covers part of the side walls of the fin parts; a precursor layer is formed on the surfaces of the isolation structure and the fin parts; the precursorlayer is oxidized to form a pseudo-gate dielectric material layer; a pseudo-gate electrode material layer is formed on the pseudo-gate dielectric material layer; the pseudo-gate electrode material layer and the pseudo-gate dielectric material layer are patterned to form a pseudo-gate dielectric layer and a pseudo-gate electrode layer located on the pseudo-gate dielectric layer, wherein the pseudo-gate dielectric layer is located on the surface of the isolation structure and covers the top surfaces and the side wall surfaces of part of the fin parts; an interlayer dielectric layer which coversthe side walls of the pseudo-gate dielectric layer and the pseudo-gate electrode layer is formed on the isolation structure and the fin parts; and the pseudo-gate electrode layer and the pseudo-gate dielectric layer are removed. The semiconductor device forming method can reduce the degree of damages to the isolation structure.

Description

technical field [0001] The invention relates to the field of semiconductor manufacturing, in particular to a method for forming a semiconductor device. Background technique [0002] MOS (Metal-Oxide-Semiconductor) transistor is one of the most important elements in modern integrated circuits. The basic structure of MOS transistors includes: a semiconductor substrate; a gate structure located on the surface of the semiconductor substrate, and the gate structure includes : a gate dielectric layer on the surface of the semiconductor substrate and a gate electrode layer on the surface of the gate dielectric layer; source and drain doped regions in the semiconductor substrate on both sides of the gate structure. [0003] With the development of semiconductor technology, the ability of the traditional planar MOS transistor to control the channel current becomes weaker, resulting in serious leakage current. Fin Field Effect Transistor (Fin FET) is an emerging multi-gate device, wh...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H01L21/336H01L29/423H01L29/10
CPCH01L29/1033H01L29/42364H01L29/66795
Inventor 周飞
Owner SEMICON MFG INT (SHANGHAI) CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products