Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

An analysis method, system and device suitable for guiding parallelization of association algorithms

A technology of correlation algorithms and analysis methods, applied in computing, instrumentation, error detection/correction, etc., can solve the problems of large unit granularity, lack of real-time flexibility, lack of guidance model for parallelization of correlation algorithms, etc., to achieve the effect of speeding up

Active Publication Date: 2021-09-21
SOUTH CHINA NORMAL UNIVERSITY +1
View PDF6 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0002] The shortcomings of the existing DOT model are: (1) Assuming that the resources are unlimited, it lacks practical significance, and does not explain the running time cost, etc.; (2) There is no matrix formal description for the global access data;
[0003] The disadvantages of the P-DOT model are: (a) the time cost description does not consider the task queuing overhead caused by the limited processor; Large and not flexible enough for real-time
[0004] The current association algorithm parallelization lacks a guiding model, and lacks a formal description and analysis of the internal overhead of the parallel architecture, that is, network communication overhead, data and task loading overhead, etc.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • An analysis method, system and device suitable for guiding parallelization of association algorithms
  • An analysis method, system and device suitable for guiding parallelization of association algorithms
  • An analysis method, system and device suitable for guiding parallelization of association algorithms

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0058] refer to figure 1 , an analysis method suitable for instructing the parallelization of an association algorithm of the present invention, comprising the following steps:

[0059]According to the preset SDGOT model optimization principle, perform parallel optimization processing on the associated algorithm to obtain a parallel computing model;

[0060] Perform parallel computing on the optimized parallel computing model, and perform parallel iterative optimization to obtain a parallel algorithm model;

[0061] Perform performance analysis on the parallelized algorithm model.

[0062] Further as a preferred embodiment, it also includes the following steps:

[0063] According to the result of the performance analysis, it is judged whether it meets the preset requirements. If so, the optimization calculation is no longer performed; otherwise, the parallelization algorithm model is iteratively optimized again.

[0064] Among them, when the performance analysis results mee...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses an analysis method, system and device suitable for guiding the parallelization of an association algorithm. The method includes: performing parallel optimization processing on the association algorithm according to the preset SDGOT model optimization principle to obtain a parallel computing model; The parallel computing model is used for parallel computing, and the parallel iterative optimization is carried out to obtain the parallel algorithm model; the performance analysis of the parallel algorithm model is carried out. The present invention uses the time cost function provided by the optimally designed SDGOT model to formally describe the internal overhead of the parallel architecture such as data loading, task queuing, and data communication overhead, which makes up for the inability to quantify these types of overhead when analyzing parallel algorithms in the past, and solves the problem The quantification of the internal cost of the parallel architecture in the parallel computing process of the algorithm is solved. The invention can be widely used in parallel analysis technology.

Description

technical field [0001] The invention relates to the technical field of parallel analysis, in particular to an analysis method, system and device suitable for instructing parallelization of an association algorithm. Background technique [0002] The shortcomings of the existing DOT model are: (1) It is assumed that the resources are infinite, lacking practical significance, and no description of the running time cost, etc.; (2) There is no matrix formal description for the global access data; [0003] The shortcomings of the P-DOT model are: (a) the task queuing overhead caused by the limited processor is not considered in the description of the time cost; (b) the computing node is used as a resource adjustment unit in the iterative algorithm calculation process. It is large and not flexible enough in real time. [0004] The current parallelization of association algorithms lacks a guiding model, and lacks the formal description and analysis of the internal overhead of the p...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): G06F11/34
CPCG06F11/3404
Inventor 赵淦森张海明王欣明庄序填蔡斯凯李振宇李胜龙林成创唐华庞雄文
Owner SOUTH CHINA NORMAL UNIVERSITY
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products