Unlock instant, AI-driven research and patent intelligence for your innovation.

A Dynamic Comparator and Its Offset Calibration Method

A dynamic comparator and calibration control technology, applied in the field of communication, can solve the problems of increasing calibration time and high power consumption cost, and achieve the effect of improving conversion accuracy, low power consumption cost and eliminating offset

Active Publication Date: 2020-12-08
SANECHIPS TECH CO LTD
View PDF5 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

The second traditional calibration method needs to increase the voltage holding capacitor CH, whose area is proportional to the calibration accuracy
In addition, the adjustment of the gate voltage of the auxiliary input tube requires multiple cycles of successive approximation to complete, which increases the calibration time; calibration requires the participation of the entire comparator (including the dynamic pre-amplifier and the subsequent latch circuit), and the power consumption is relatively high.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • A Dynamic Comparator and Its Offset Calibration Method
  • A Dynamic Comparator and Its Offset Calibration Method
  • A Dynamic Comparator and Its Offset Calibration Method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0052] Embodiment 1 of the present invention provides a dynamic comparator, such as image 3 As shown, the dynamic comparator includes: a latch and a pre-amplifier including a pre-amplification circuit and a calibration auxiliary circuit; the calibration auxiliary circuit includes a charge storage capacitor Ch for storing an offset voltage, a charge-discharge switch K2, a common-mode switch F2 , the first calibration control switch K11 and the second calibration control switch K12; the gate of the input differential NMOS transistor of the pre-amplification circuit is respectively connected to the first end of the charge storage capacitor Ch and the first end of the charge and discharge switch K2, and the charge The second end of the storage capacitor Ch is respectively connected to the first end of the common mode switch F2 and the input end of the dynamic comparator, and the second end of the common mode switch F2 is connected to the input common mode voltage supply V of the p...

Embodiment 2

[0068] In an embodiment of the invention, combined with Figure 3 to Figure 6 The shown dynamic comparator describes the method for offset calibration of the dynamic comparator provided by the embodiment of the present invention, as shown in Figure 7 As shown, the method includes:

[0069] S701. In the offset calibration state, set the first calibration control switch to be turned on, respectively set the second calibration control switch, the common mode switch, and the charge and discharge switch to be off, and the calibration voltage of the pre-amplification circuit The power supply charges the input differential NMOS transistor so that the voltage value of the drain of the input differential NMOS transistor reaches the calibration voltage;

[0070] S702. Turn off the first calibration control switch, respectively turn on the second calibration control switch, the common mode switch, and the charging and discharging switch, and the drain voltage of the input differential ...

Embodiment 3

[0078] In this example, combined with Figure 8 (a), Figure 8 (b), Figure 9 (a), Figure 9 (b) provided for the embodiment of the present invention Figure 3-Figure 6 The method of offset calibration for the dynamic comparator shown is described.

[0079] It should be noted that in the pre-amplifier part, the input differential pair transistors M1 and M2, the first comparison control switch F1K1, the second comparison control switch F1K2 and the differential input switch F1 constitute the normal pre-amplification circuit of the comparator, and the input of the pre-amplification circuit The charge storage capacitor Ch, the first calibration control switch K11 , the second calibration control switch K12 , the charging and discharging switch K2 and the common mode switch F2 connected in series with each other form a calibration auxiliary circuit of the comparator. The comparator is divided into two stages: offset storage (offset calibration state) and normal comparison (com...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

Disclosed in an embodiment of the present invention are a dynamic comparator, a method for calibrating an offset thereof, and a computer storage medium. The dynamic comparator comprises: a latch and a pre-amplifier comprising a pre-amplification circuit and a calibration assist circuit, wherein the calibration assist circuit comprises a charge storage capacitor for storing offset voltage, a charge and discharge switch, a common-mode switch, a first calibration control switch and a second calibration control switch. Offset calibration is carried out by means of connecting the charge storage capacitor in series to an input end of the dynamic comparator, and by means of control of the charge and discharge switch, the common-mode switch, the first calibration control switch and the second calibration control switch.

Description

technical field [0001] The invention relates to the communication field, in particular to a dynamic comparator and a method for offset calibration thereof. Background technique [0002] With the continuous improvement of the data processing speed of modern digital systems, high-performance A / D converters have become an inevitable development trend. As one of the basic modules of the A / D converter, the circuit design technology and performance optimization of the comparator are also very important. Among them, due to its low power consumption, high speed, and better compatibility with deep submicron technology, full dynamic comparators are increasingly used in high-performance, low-power A / D converter circuits. However, the full dynamic comparator also has the disadvantage of large offset, especially as the size of the CMOS process shrinks, the offset will become more serious, and gradually become one of the main bottlenecks restricting the performance of the A / D converter. ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H03M1/10
CPCH03M1/1023H03M1/10
Inventor 李福乐裴蕊寒
Owner SANECHIPS TECH CO LTD