fpga static timing analysis method

Abstract

The invention relates to an FPGA static timing analysis method, specifically extracting all the timing paths existing in the entire circuit, examining whether signals meet the requirements of timing constraints when passing through these paths, and finding violations by analyzing the maximum path delay and the minimum path delay. Timing constraint error. The invention can quickly find the critical path that makes the timing sequence of the chip invalid and plays a decisive role in the performance of the chip.

Description

technical field [0001] The invention is mainly used in the static timing analysis field of FPGA. Under the premise of providing logic units, corresponding connection relationships and known chip structures, timing analysis can be performed on specified netlist circuits. Background technique [0002] The premise of static timing analysis is that the designer first puts forward the requirements, and then the timing analysis tool will analyze according to the specific timing model and give the correct timing report. [0003] The main purpose of static timing analysis is to improve the main frequency of the system and increase the stability of the system. For many digital circuit designs, it is very important to increase the operating frequency, because high operating frequency means high processing power. Synthesis, mapping, placement, and routing of logic can be controlled through additional constraints to reduce logic and routing delays and thus increase operating frequency...

AI Technical Summary

Problems solved by technology

[0004] At present, the domestic timing analysis field lacks an accurate timing analysis method for analyzing various delay paths

Images