Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Small-size SoC ultra-low power consumption control circuit and method

An ultra-low power consumption, control circuit technology, applied in the field of system-on-chip, can solve the problems of minimizing power consumption, affecting user experience, slow wake-up speed, etc., achieving low leakage power consumption, eliminating logic dynamic power consumption, and accelerating wake-up effect of speed

Inactive Publication Date: 2018-05-29
珠海慧联科技有限公司
View PDF7 Cites 8 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

There are currently two ways to reduce the power consumption of this type of electronics on the market: the first is to use software to reduce the voltage of the logic circuit to optimize the power consumption, but due to the establishment of the signal and the maintenance of the clock, it is necessary to reserve Sufficient voltage margin makes it impossible to minimize the overall power consumption; the second is to use the auxiliary micro-control unit as the power management unit to control the voltage, but this solution is mainly used in medium and large SoCs. A computing unit, which cannot be applied to products such as Bluetooth, wifi, and BLE that have strong requirements for low power consumption
At the same time, in order to reduce the power consumption in the idle state in the above two methods, the program clock frequency will be reduced to the KHz level, which will cause the product to wake up slowly and affect the user experience.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Small-size SoC ultra-low power consumption control circuit and method
  • Small-size SoC ultra-low power consumption control circuit and method
  • Small-size SoC ultra-low power consumption control circuit and method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0027] refer to figure 1 , a basic circuit schematic diagram of a small SoC ultra-low power consumption control circuit of the present invention, including a logic circuit system 400, a low power consumption control module 100, a power management module 200, a clock management module 300 and a low frequency clock module 500, the The input end of the low power consumption control module 100 is connected to the logic circuit system 400, and the output end of the low power consumption control module 100 is respectively connected to the power management module 200 and the clock management module 300, and the logic circuit system 400, the low power consumption The power supply terminals of the control module 100, the clock management module 300 and the low-frequency clock module 500 are all connected to the power management module 200, the clock signal terminal of the logic circuit system 400 is connected to the clock management module 300, and the low-power control module 100 The ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a small-size SoC ultra-low power consumption control circuit and method. The circuit structurally comprises a logic circuit system, a low power consumption control module a power management module, a clock management module and a low-frequency clock module. When an idle state is required, a voltage value at a power supply end of the logic circuit system is reduced, by the low power consumption control module on hardware, to only keep a data state in the logic circuit system and not support a lowest value of signal reversal, and meanwhile, a clock source of the logic circuit system is closed to eliminate logic dynamic power consumption and reduce electric leakage power consumption to be the lowest; and moreover, software is not required for storing a system operationstate, and when awakening is carried out, the software is not required to restore the scene and the next instruction of the system can be directly operated, so that the awakening speed is improved and the user experience is strengthened.

Description

technical field [0001] The invention relates to system-on-chip technology, in particular to a small SoC ultra-low power consumption control circuit and method. Background technique [0002] At present, with the continuous development and popularization of contemporary electronic technology, human work and life are closely linked with electronic technology. For example, the portable and wireless entertainment electronic products free people from the shackles of wires; the application of smart water meters greatly reduces labor costs; health monitoring electronic products allow people to grasp the physical condition of personnel in real time; tracking and positioning products can avoid The loss of goods or persons. This type of electronic product has two states of idle and working. The overall low power consumption is the most important technical indicator, which is finally reflected in the battery life of a single charge or the product. There are currently two ways to reduc...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G06F1/32
CPCG06F1/3296
Inventor 叶绍镇徐明鹤
Owner 珠海慧联科技有限公司
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products