AI chip high-speed transmission architecture, AI operation board and server
A high-speed transmission and high-speed connector technology, which is applied in the direction of instruments, electrical digital data processing, etc., to achieve flexible configuration, improve the reliability of data transmission and the effect of computing and processing performance
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0026] In order to make the object, technical solution and advantages of the present invention clearer, the present invention will be described in further detail below in conjunction with specific embodiments and with reference to the accompanying drawings.
[0027] figure 1 It is a schematic structural diagram of an AI chip high-speed transmission architecture according to an embodiment of the present invention. like figure 1 As shown, the high-speed transmission architecture of the AI chip includes a plurality of AI chips 1 and a plurality of high-speed connectors 2; connected to form a bidirectional serial interconnection architecture, one of the two SERDES interfaces is used for data communication with the upper-level AI chip, and the other is used for data communication with the lower-level AI chip.
[0028] In some embodiments, the high-speed connector is pluggable, for example, an EdgeLine CoEdge connector from MOLEX can be used.
[0029] In some implementations, t...
PUM

Abstract
Description
Claims
Application Information

- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com