An etching process for ltps backplane wiring
A wiring and backplane technology, applied in the etching process of LTPS backplane wiring, can solve the problems of residual, unsuitable for mass production, and easy to etch TiAlTi with large area, so as to avoid film cracks and stabilize large scale. LTPS production, the effect of realizing large-scale LTPS production
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment
[0030] This embodiment provides an etching process for LTPS backplane wiring TiAlTi, including:
[0031] The first step uses etching gas and additive gas to etch the complete layer of TiAlTi or the remaining part of the underlying Ti at a high speed at an etching rate of 200nm / min to 600nm / min; or the first step uses an etching rate of 10nm / min to 200nm / min Firstly etch the upper layer of Ti at a slow speed, and then etch the complete layer of AlTi or the remaining part of the bottom Ti at a high speed at an etching rate of 200nm / min to 600nm / min; the second etching step also uses etching gas and additive gas at 10nm / min The etching rate of min~200nm / min is used for slow etching. If the complete layer of TiAlTi is etched in the first step, EPD cannot be used to stop the etching in the second step, but can only be stopped by time monitoring; if the remaining part of the bottom layer Ti is left in the first step, the second step can EPD is used to stop the etch. The selection ...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 


